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ABSTRACT 
This thesis presents the work performed by the author on the application of resonant- 
mode techniques to commercially-orientated off-line converters. An extensive review of 
resonant-mode topologies leads to the development of a method of categorisation of these 
topologies which allows a greater comprehension of their properties. The categories of 
converter thus obtained are the conventional resonant converter, the quasi-resonant 
converter, and the gap-resonant converter. The gap-resonant converter is selected for 
further investigation. An analysis reveals the limited load and input voltage capabilities 
of this converter, and hence leads to the introduction of a pre-regulating converter to 
improve reliability and commercial viability. 
High-frequency techniques are explored and reported, and new techniques are developed 
in several areas in order to extend the concept of the gap-resonant converter to a real- 
world practical design. Subjects explored include the high speed driving of power 
MOSFETs, MOSFET and diode switching losses, high frequency magnetic materials and 
core losses, and skin and proximity effects. The techniques developed are used in the 
design of a 30OW, off-line converter with an input voltage range of 165V to 380V after 
rectification, and a ten-to-one output load range. 
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This chapter presents an in trod u ction to resonant-niode power converters. 
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1.1. Introduction 
Power supply designers are continually attempting to reduce the size and weight ofpower 
converters in order to keep pace with rapid decreases in the size of integrated and hybrid 
electronic circuitry. Whilst improved technology, chiefly in surface-mount components and 
integrated circuits, has brought about an improvement in the size and packaging of the 
power converter, the size of the larger 'passive' (capacitive or magnetic) components of the 
converter has remained basically unchanged. 
In order to decrease the size of these components, it is necessary to raise the operating 
frequency of the converter by a significant degree. Resonant-mode power conversion 
techniques allow this to be done without a proportional increase in switching loss. 
Current State of the Conunercial Power 
Converter Industry 
The majority of converters being manufactured at present for commercial off-line 
applications use standard square-wave switching and are operated at frequencies in the 
50-200kHz range. Whilst resonant-mode converters have been available for a 
considerable time now, and would allow a considerable increase in the frequency of 
operation of the converter, only a small proportion of commercially manufactured 
converters are of this type. Most power electronic engineers are happy with square-wave 
techniques because: 
Square-wave or'PWNf switching is a well-established technique. 
Converters using PWM techniques have the advantage of easily 
predictable performance; well established control loop laws; well established design 
techniques; and simple device stress considerations. (PWM (Pulse Width Modulation) 
switching in this context is becoming a generally accepted synonym for the square 
wave switching of power devices). 
(ii) Associated with the use of an established and popular technique such as 
PWM switching comes the established technological support of the major manufacturers 
of components in the power converters field. 
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This support takes the form of literature, application notes, integrated 
circuits (I. C. 's) for converter closed-loop control, and so on, which simplify the converter 
design process for power electronic engineers. 
In addition available technology includes suitable magnetic components. 
At present very few high-frequency magnetic materials and appropriate (small, low- 
profile) core shapes exist for high-frequency designs, and very little literature is available 
to the developer. 
(iii) The use of a new switching technique would require an investment in the 
retraining of PWM engineers as well as into research and development of new converter 
designs. Technological support is only recently emerging for the higher operating 
frequencies and for resonant-mode control techniques. 
It is clear, therefore, that the commercial use of low-frequency PWM converter techniques 
has at present distinct advantages which the majority of manufacturing companies are 
reluctant to sacrifice. Most manufacturer's are now implementing such techniques with 
power MOSFETs, hence making it possible to raise converter switching frequencies from 
the 25-35kHz range, commonly used previously with bipolar transistor-based converters, 
to frequencies in the region of 200kHz. An upper limit to the switching frequency range of 
approximately 200kHz avoids the disadvantages associated with increased switching loss 
at the high end of the operating frequency spectrum (see Section 2.2). 
High-Frequency Switching Commercial Power Converters 
The commercial potential for small off-line converters is significant. Few power 
converters are currently available commercially with a power density greater than 10 
watts per cubic inch Min3) (around 610mW per cubic centimetre), and yet power 
densities in excess of 5OW/in3 (3mW/mm3) have been claimed for high-frequency DC/DC 
resonant converter prototypes in the literature. Power Density is generally measured in 
Watts per cubic inch in the literature. Vvrhilst such power densities are somewhat 
optimistic for an off-line converter (due to the necessarily large input hold-up capacitance 
and mains input filters required, as well as the restrictive requirements of off-line 
isolation specifications - see Section 2.4) it is clear that resonant-mode converters promise 
improvements for the future. In addition, the use of resonant-mode techniques can lead to 
higher converter efficiency, lower radiated and conducted noise, faster feedback response, 
and lower converter cost, when properly implemented. If these promises may be realised 
without sacrificing other aspects of the converters performance, and without a over-large 
investment in development, then resonant-mode converters will be considered to be 
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commercially viable. The thesis investigates in full the possibility of applying these 
topologies to the commercial converter market. 
The remainder of this chapter outlines the history of the resonant-mode converter. 
Resonant -Mode Converters 
Converters with a resonant waveform have been used for a number of years to generate 
sinusoidal voltages or currents for various types of loads. In the 1970's converters with a 
resonant current waveforin were highlighted as a convenient means by which to 
effectively commutate thyristors with zero turn-on switching losses, whilst avoiding the 
use of cumbersome forced commutation circuitry and allowing a significant increase in 
thyristor operating frequency (Schwarz, 1970,1975). These converters were shown to 
offer a significant gain in power density over other converters available at that time. This 
'Series Resonant Converter, and its parallel-loaded counterpart the 'Parallel Resonant 
Converter' Manganathan et al., 1982), may be conveniently labelled as conventional 
resonant converters. They have remained popular particularly at high power levels and 
frequencies. Chapter 2 discusses their salient advantages and disadvantages as compared 
to more recently developed converter types. 
A slightly later development in the low-power transistor-based dc-dc converter field led to 
the'Buchanen and Miller'resonant converter (Buchanen et al., 1975) which, by shaping 
the transistor switching current to a half-sinusoid similar to that used by Schwarz, but 
using a different resonant pulse-forming network, allowed the high frequency operation 
of power transistors at high power levels (>lkW) without the need for a double-ended 
topology. The resulting upsurge in the use of such resonant circuits at low-power levels in 
particular, and the development of the Vinciarelli converter (Vinciarelli 1983) led to an 
intensive investigation of the control and load characteristics of resonant converter 
topologies (Vorperian et al., 1982, King et al., 1983). At the same time vast improvements 
in technology saw the power MOSFET becoming steadily more practical as a high- 
frequency switching element (Redl et al., 1983, Goldberg et al., 1985). 
A detailed analysis of the Parallel Resonant Converter (2?. Oruganti, et al., 1985) led to 
the concept of the resonant switch-a switch, inductor and capacitor which may be used 
as a replacement for any PWM switch in a classic switched-mode converter topology, and 
produces thereby a 'resonant' (or 'resonant-mode') converter with a partially sinusoidal 
current or voltage waveform. The resulting converters, each derived from a classic PWM 
topology (e. g. buck, boost, buck-boost topologies)-led to the conception of the so-called 
quasi-resonant class of power converters (Liu et al., 1985, Liu et al., 1986). These 
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converters had already been realised in a practical form by the Vinciarelli and 
Buchanen/Miller resonant converters. 
The quasi-resonant family of converters, and a number of similarly derived topologies, 
have since been used in a number of high power density dc-dc converters operating at 
frequencies in the range 1MHz to 22MHz (Bowman et al., 1988). In general they require 
high semiconductor switch current and/or voltage ratings and are therefore limited to 
power levels below 150W (Tabisz et al., 1987,1988, Casey et al., 1987). 
The push towards higher frequencies and smaller converters has also led to a number of 
advances in packaging technology, magnetic materials (Sano et al., 1988), and winding 
techniques (Estrov 1987, Goldberg et al., 1987, Vandelec et al., 1987), and to the increased 
use of hybrid and surface-mount components in converters (Hopkins et al., 1987, Ngo et 
al., 1987). As a result experimental prototypes of low power converters have achieved 
power densities in excess of 5OW/in3 (Lo et al., 1990). Some of these techniques are 
considered at length in Chapter 5. However these more specialised converters have so far 
had little commercial influence on the cheaper mass-manufactured products with which 
this thesis is primarily concerned. 
The need for a converter which does not have the disadvantages of quasi-resonant and 
conventional resonant converters, described in Chapter 2 and which may therefore be 
more readily used at high line voltages and output powers, has led to the development of 
a number of double-ended converter topologies (Carsten 1987, Patterson et al., 1987, 
Fisher et al., 1988; Jovanovtc et al., 1989; Divan 1988; Makstmovtc et al., 1989; Weinberg 
et al., 1989a; Weinberg et al., 1990a). 
These converters are based on the half-bridge or full-bridge topology, and are run 
inductively with a common switch off-time. During this 'gap' time, a lagging current flows 
firstly in the semiconductor device capacitances, and then in the body diode (or an added 
antiparallel diode) of the incoming switching device. This results in the lossless turn-on 
and off of the device which is achieved usually with the penalty of increased current 
loading on the semiconductor devices. This general description of the gap-resonant 
converter family will be expounded in Chapter 2 (Weinberg et al., 1989b). These 
converters are currently becoming popular for high-efficiency medium- to high-power 
levels at frequencies in the 400kHz to 5MHz region. The trend in the near future is likely 
to be towards such gap-resonant converters operated at fixed frequencies with a pre- or 
post regulator, or phase-shifted control. This is discussed in Chapter 4. 
The commercial power supply industry is currently commencing an important new stage 
of its development, in which the high-frequency converter will play a significant r8le. In 
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order to close the gap between the academically developed resonant-mode converter and 
the engineered power converter product, it is the purpose of this thesis to critically 
examine the potential of off-line resonant-mode converters, thus establishing their 
relative advantages and disadvantages, and proposing practical and viable solutions to 
the shortcomings of the most feasible topologies. 
Summary 
This chapter has presented a brief introduction to resonant-mode power converters. The 
current state of the commercial converter industry has been examined and the future 
possibilities for high-frequency power converters briefly discussed. A brief history of the 
resonant-mode power converter has been presented and this has been linked to the 
objectives of the work performed for this thesis. 
REVIEW OF RESONANT-NIODE TOPOLOGIES 
This chapter presents a review of the majority of resonant-mode power converter 
topologies available at this date. A method of categorisation of these topologies is 
presented, which allows a greater comprehension of their properties. The categories of 
converter thus obtained are the conventional resonant converter, the quasi-resonant 
converter, an(] the gap-resonant converter. The three categories of converter are 
compared in(] the gap-resonant converter selected for further development work. 
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2.1 Introduction 
Chapter 1 has introduced the important r6le to be played by the high-frequency converter 
in the future development ofpower converters. This importance may clearly be illustrated 
by the increasingly large number of different topologies that have now been documented 
in journals and conference proceedings. It will be important for a designer to consider 
each of these topologies before making a choice of topology, while referring to the 
application area and the particular specifications to which the designer is working. 
However to review all these topologies is a difficult task for a commercial designer to do 
in the limited time that he Ishe may have at their disposa 
' 
1. The aim of this chapter is not 
only to review all the significant topologies which may be used for commercial converter 
applications, but also to introduce a simple method of categorisation of all resonant 
converters into groups according to their common advantages and disadvantages (section 
2.3). In this way a choice of topology may be made according to specific requirements. 
Such a choice is made by pursuing typical requirements for an off-line commercial power 
converter at the end of this chapter (section 2.4). 
2.2 Reduction of switching loss 
This section presents a brief examination of the mechanism of switching loss in power 
converters, and the reduction of these losses with 'Zero Current switching' or 'Zero 
Voltage switching'techniques. 
Much of the discussion of switching losses and their calculation is over-simplified here to 
illustrate the points that are being made. An extremely detailed analysis of the switching 
characteristics of the power MOSFET may be found elsewhere (Intemational Rectifier, 
1985(c)) and will not be reproduced here. MOSFET drive circuits are discussed in further 
detail in chapter 5. 
This section, and the remainder of this thesis, makes the assumption that the switching 
device in the power converter used is an enhanced power MOSFET, Since the frequency of 
operation for practical power converters considered as 'high-frequency' is currently 
between 300kHz and 1MHz, and in view of the slow switching speed of the power 
MOSFET's main competitors for this application, - currently the Bipolar Junction 
Transistor (BJT), Gate Turn Off Thyristor (GTO), and BJT-MOSFET combinations - 
this assumption is considered reasonable. 
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2.2-1. Losses associated with square-wave switching 
Figure 2.1(a) shows typical drain current id and drain-source voltage vds 
waveforms during the switching intervals of a power MOSFET operated using square- 
wave techniques, such as is typically seen in a 'switched-mode' or 'PWM'power 
converter. The power MOSFET is shown in series with an inductor Lf, and a 
freewheeling diode is provided for the inductor current during the off-time of the 
MOSFET. 
It is assumed that the inductor current is continuous, and therefore does not fall 
to zero before the MOSFET is switched on again, and that the parasitic capacitance Cp 
is so small as to have a negligible effect on the operation of the power MOSFET. For 
simplicity it has also been assumed that switching losses only occur in the MOSFET, 
and that the inductance of the MOSFET source and drain leads and parasitic connecting 
inductances have no effect on operation. Finally it is assumed that the MOSFET is 
suppling a constant current source load. 
This latter assumption is typically correct for a power converter load, and the 
result of this dc current flow is that at turn-off the MOSFET voltage will rise, while the 
dc current continues to flow through it. Current will begin to flow in the freewheeling 
diode only when the voltage across the MOSFET exceeds Vin by the freewheeling diode 
voltage drop. 
During the turn-off interval toff, 
t ff 
Power Loss =f 
fv&-id. 
dt 
0 
tj t2 
f Vin(ttt, )If. dt +f Vin 
(1 
- 
t2 
't 
t dt 
(i - tl 
0 tj 
f-Vin If 
tj 
+ 
t2 - t1l 
1-ý 
T2 
giving 
Power Loss (off) = 
Vinlf toff f 
2 
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During the turn-on interval ton, the drain-source MOSFET voltage will begin to 
fall to zero only when all the power current flows in the drain of the MOSFET, as shown 
in the figure. Both the drain current and drain-source voltage alter at a rate dictated by 
the rate at which the gate drive charges the capacitances Cdg and Cg,. The resulting 
power loss is 
t 
Power Loss =f vd, *'d*dt' 
0 
t 
fV If -ýý. dt'+f If. dt' - in tj 
Vin(l 
0 
til 
which, similarly to equation 2.1 above, yeilds 
Power Loss = 
Vin-If-t(on) f 
2 (2.2) 
The switching losses described above are due to the non-ideal nature of the 
MOSFET switch, in that during turn-on or off intervals, the MOSFET is actually 
operating as a "linear" switch. This term implies that the MOSFET is operating in a 
mode whereby the current through the MOSITET is dictated by the voltage on its gate. 
When the drain-source resistance of the MOSFET, RI)S, is not equal to the on-state 
resistance of the MOSFET, RDS(on), the MOSITET supports a voltage drain-to-source 
equal in value to the product of this resistance and the drain current. So-called linear 
losses result. 
One other non-ideality of the MOSFET switch, together with any other 
semiconductor switching device, is that a capacitance CcIs exists across the device output 
terminals, in the case of the MOSFET the drain-source terminals. When the MOSFET 
begins to turn-on, the voltage across the drain-source terminals represents an energy 
1/2CdsV2 stored in this capacitance, which is dissipated into the switch. Hence a 
capacitive switching power loss results: 
Capacitive power loss = 1/2CdsVin2f = 112C V2f I-P 
(2.3) 
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These definitions of capacitive and linear power losses are used a great deal in 
the remaining chapters of the thesis. 
The square-wave switching losses described above are directly dependant on 
switching frequency, and therefore at high frequencies power losses may become 
prohibitively large. 
Resonant converters aim to reduce the switching losses described above to enable 
higher frequencies of operation. While many different converter topologies exist, all 
techniques involve either 'zero-voltage switchingor 'zero-current switchingof the power 
device or devices. These two methods of switching are described below. 
2.2.2. a Zero-voltage switching 
Zero-voltage switching makes use of reactive components in circuit with 
the MOSFET to reduce switching losses by forcing the MOSFET drain-source voltage to 
zero before each turn-on switching interval and forcing it to remain at zero during the 
turn-off switching interval. Figure 2.1(b) illustrates a MOSFET in a typical power 
converter configuration, in this case a buck converter, although the discussion below is 
applicable to any power converter topology. A resonant inductance Lr and a capacitance 
qr are added to the circuit of figure 2.1(a) such that Cdi--Cr + Cp* If these components 
are sized correctly the circuit will function as follows: 
During the turn-off switching time of the MOSFET, the capacitance Cd, 
slows down the rise time of the drain-source voltage to a point where it is substantially 
greater in length than the switching time. For this to occur all but a negligible amount 
of the current in It must flow directly into the capacitance Cd, and not in the MOSFET 
itself, requiring a relatively fast gate turn-off circuit. Switching losses are then 
negligible at turn-off. Note that the rate of transferral of current from the MOSFET to 
the capacitance Cds immediately after switch off depends only on the switching speed of 
the MOSFET and the inductance between capacitance and drain or source, which here 
is assumed to be negligible. 
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A similar reduction in the rate of rise of drain-source voltage may be 
achieved in PWM switching, by placing a sufficiently large capacitor in parallel with the 
MOSFET, a method commonly used in snubbers. However at turn-on, the energy stored 
in the capacitor during the off-state would be dissipated, and the resultant capacitive 
turn-on losses are large at high frequencies (see equation 2.3). Often a resistor is placed 
in series with the capacitor in the turn-on circuit to avoid dissipating this energy in the 
MOSFET itself 
To avoid this loss, the Zero-Voltage switching technique forces the drain - 
source capacitance to resonate down to zero voltage before the MOSFET turns on. This 
is accomplished by one of two methods, which are illustrated in figure 2.1(b) and 2.1(c), 
and described in more detail in section 2.3: 
By allowing the resonance between Lr and Cds started during the turn- 
off interval to continue. This will cause the voltage across the MOSFET to rise to a peak 
in a sinusoidal fashion and fall to zero again (figure 2.1(b)). This method requires a 
practically invariable MOSFET off-time: hence frequency variable regulation of the 
converter output voltage is required. 
(ii) By allowing the current in the inductance Lf to reverse during the 
conduction time of a second switch in the power converter which is shown as replacing 
the freewheeling diode of the classical buck topology in figure 2.1(c). Lr is no longer 
necessary. When the second switch is turned-off, the reversed current in Lf will force 
current into the capacitor Cd, and discharge its voltage to zero. 
Both methods allow turn-on of the MOSFET at zero voltage, usually 
preceded by an interval in which the MOSFET body diode conducts, clamping the drain- 
source capacitor voltage to zero. 
2.2.2. b Zero-current switching 
Zero-current switching makes use of an inductance Lr and a capacitor Cr 
in series with the MOSFET to reduce switching losses by forcing the drain current to 
return to zero before each turn-off switching interval and forcing it to remain at zero 
during the turn-on switching interval. As shown in figure 2.2, an inductance Lr and a 
capacitance Cr are added to the circuit of figure 2.1(a) to accomplish this. During the on- 
time of the MOSFET these components will resonate to produce a sinusoidal drain 
current as shown. Once again the example of a buck converter is only taken for the 
purposes of illustration and the principles should apply to any converter topology. 
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If these components are sized correctly, then during turn-on, the current 
in the MOSFET will rise slowly relative to the rate of change of drain-source voltage, 
due to the inductor L.. Hence during the switch-on time of the MOSFET the current 
flowing in its drain will be negligible and the resulting switching losses will be 
negligible. 
Following turn-on, the current will rise to a peak in a sinusoidal fashion, 
as illustrated in figure 2.2, and fall to zero, at which point the MOSFET may be turned 
off with zero current flowing in the drain. Hence the resultant turn-off losses will be 
negligible. 
One problem commonly encountered in converters operating with zero- 
current switching at high frequencies is that the 1/2CV2f capacitive turn-on losses of the 
MOSFET, mentioned above, are not eliminated using this technique. This may limit the 
efficiency of the converter or its operating frequency. 
2.2.3. Summary and gate-drive speed considerations 
This section has outlined the limitations on operating frequency inherently set 
by the "PVVM" or "square-wave" switching technique most commonly used in converters 
currently. The 'new' principles introduced by the zero-current and zero-voltage 
techniques have shifted power converter research effort towards topologies related to the 
basic topologies described above, which extract the maximum advantage from these 
techniques, and in the last few years new converter topologies and techniques related to 
the zero-current and zero-voltage switching principles have abounded. Section 2.3 
describes in more detail the zero-voltage and zero-current techniques as implemented in 
various topologies, and outlines those topologies recently uncovered which are of most 
interest in the off-line commercial converter field. 
It is worth observing that the main point of the zero-current and zero-voltage 
switching techniques is to compensate for the limitations in converter switching 
frequency imposed by the non-ideal nature of the semiconductor switch. One example of 
this is the thyristor-based converters which are used today for high-power 
applications--due to the inherent inability of these devices to turn-off at finite current, 
which is a function of their physical design, resonant techniques have been used for 
some time to reduce the current in the device to zero before turn-off. In the same way, 
the epitaxial diode suffers from a storage charge recovery time which may seriously 
affect its high-frequency performance: however, as outlined in chapter 5, the soft- 
switching of this diode, by forcing it to carry a resonant current, significantly aids this 
diode's switching characteristics. 
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Similarly the real limitation on the high-frequency square-wave converter at 
present is the finite time necessary to turn the device on or off. If the device can be 
switched in sufficiently short times, not only do the switching power losses (equations 
(2.1) and (2.2)) fall, but the parasitic capacitance and inductance of the MOSFET itself 
become relatively significant in size, and hence slow down the rise in drain-source 
voltage or drain current, respectively, relative to the gate switching speed, thus also 
reducing the 'linear' switching losses. 
The limitation in switching speed arises from several features of the MOSITET 
structure-the internal MOSFET gate resistance, the MOSITET source inductance, and 
the size of the MOSFET drain-gate and gate-source capacitances (figure 2.3). 
The drain-gate and gate-source capacitances have in particular posed a classical 
problem to MOSFET manufacturers-both capacitances vary in proportion to die size 
and hence approximately in inverse proportion to the MOSFET on-state resistance 
RDS(on). To give one example, one of the newest 60V MOSFET devices, the IRF054, has 
an extremely low RDS(on) of 15mf2; and an input capacitance Ci., of 7nF. In contrast the 
smaller die 60V IRF151 has an RDS(on) of 55mfl and a Ciss of 2.8nF. (both typical 
capacitance figures at zero volts drain-source). Obviously the combination of the 
MOSFET gate-source resistance, the source impedance of the MOSFET driver, and the 
capacitance of the IRF054 is going to limit the switching speed of the MOSFET or 
increase the power losses in the MOSFET driver. New MOSFET technology is aimed at 
reducing the relationship between capacitance and RDS(on), but devices using these 
techniques are not as yet in general use (one example is the new high voltage power 
MOSFET range from Advanced Power Technology). Logic level MOSFETs, requiring a 
gate-source voltage of only 5V to be fully enhanced, tend to have larger Cg, and Cdg for 
the same RDS(on), and therefore do not offer power savings for the gate-drive circuit in 
comparison with other MOSFET types. 
The MOSFET source lead inductance is seen in series with the MOSFET gate- 
drive circuit during turn-on and off, and at turn-on the rate of change of current through 
this inductance leads to a voltage which is developed in opposition to the gate drive 
voltage and opposes turn-on of the MOSFET. A similar effect is seen at turn-off This 
effect is fully explored in section 5.3. 
The gate resistance is the MOSFET input resistance seen by the MOSFET gate 
drive circuit. While initially it may be expected that this resistance is small, since it is 
not mentioned in manufacturer's data sheets, investigation into its size in a commercial 
MOSFET package have yielded values around 1 Ohm (IRF450), which may significantly 
slow down charge and discharge times of the MOSFET input capacitance anternational 
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Rectifier 1985a, Krausse 1987, Hinchliffe 1989). The large value of resistance is 
principally due to the nature of the gate and gate interconnections made on the chip 
itself, a polysilicon material being favoured for this by the majority of manufacturers for 
the ease of realisation. 
Finally the drain-gate (or reverse transfer) capacitance Cdg of the MOSFET also 
has an important effect on the gate drive circuit. In order to turn on or off the MOSFET, 
it is necessary to charge this capacitance through a change in voltage equal to the initial 
or final voltage at the drain of the MOSFET. For PWM converters, the drain-gate and 
gate-source capacitors are charged at the same time, and current to charge these 
capacitances must be supplied by the gate drive circuit. For zero-voltage switching 
converters, the drain-gate capacitance is discharged and charged by the power circuit 
current when the gate drive signal is 'off, and this power current flows from drain to 
gate hence adding to the current that must be sunk by the source impedance of the 
MOSFET driver during the off period. 
Drive circuit design considerations and MOSFET characteristics and limitations 
will be considered in more detail in Chapter 5. 
Whilst high-frequency MOSFETs designed for radio-frequency 
telecommunications and amplifier applications are available with reduced lead 
inductances, separate access to the source for the gate-drive circuit, etc., these devices 
are currently prohibitively expensive. Until such devices become cheaply available, 
resonance will continue to be used as a technique adopted to get around the limitations 
of the switching device at high frequencies. 
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2.3 Review of Resonant-mode Topologies 
The choice of converter topology is perhaps the most critical point in the design stage, and 
therefore an extensive overview of the majority of resonant-mode switching and control 
techniques available in the literature is presented in this section. The salient advantages 
and disadvantages of each converter is also highlighted. Resonant power converter 
topologies may be divided into three basic categories depending on the resonant switching 
technique employed. These three resonant techniques are described in section 2.3.1. Using 
such an approach, the basic properties of each resonant converter topology is clearly 
discernible for a first-stage selection as illustrated by a discussion of resonant-mode 
topologies in section 2.3.2. This selection method, while simple, is necessary for the 
typical power engineer and has previously been very difficult to make due to the 
enormous number of different resonant topologies available. 
This thesis is primarily aimed at the development of a medium power, commercially 
viable converter for off-line, wide load range use, using resonant-mode techniques. The 
converter must therefore, in order to 'prove'the resonant-mode technique, meet several 
very basic specifications as follows: 
W The con uerter must be comMercialIX viable Essentially this means that it 
must be low-cost, -so that it is as easy to produce as an equivalent low-cost PWM 
converter, does not contain any significantly more expensive components, and 
contains no hybrid or surface-mount parts; and yet still has significant volume 
and weight advantages over a PWM converter also made without special 
packaging techniques. 
The reason for not using hybrid or surface-mount components or special 
packaging techniques is that, while they are increasingly being used in 
commercial converters today, they would tend to obscure the specific advantages 
of the use of resonance to reduce converter size and weight. In addition, special 
facilities are necessary to use hybrid or surface mount technology or special 
packaging techniques, and this results in an initial capital layout requirement for 
the converter company, and an initially higher production cost for the converter. 
Many companies cannot or will not make this kind of investment. 
(h) The converter must be rated ft a-line use. This means that it must run 
from a mains voltage of 270V ac rms (maximum line voltage), or 380V dc after 
rectification. This proviso alone eliminates many resonant converters from 
consideration owing to their high peak switch voltage requirements. As will be 
shown later on in this section, power components such as MOSFETs would have 
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to be rated to withstand higher voltages in these converters and would hence be 
more expensive than their PWM counterparts, whilst tending to have higher 
values of on-resistance. 
In addition, the off-line specification means that certain safety 
requirements must be met, including the isolation requirements between primary 
circuit and secondary circuit of the converter, as well as the mains hold up time 
specification, which requires that the converter continues to run for up to 28ms 
(UK specification) after an undervoltage failure of the mains. Similarly the 
current drawn from the mains and the noise output from the converter must meet 
certain Electromagnetic Interference (EMD and Radio Frequency Interference 
(RFI) specifications. The result of the above is that a significant proportion of the 
converter volume will be occupied by mains filters and insulation andlor spacing 
required between converter primary and secondary circuitry, and these 
considerations severely limit the size reduction possible for the off-line converters. 
Typically, in an off-line PWM converter using no hybrid or surface-mount 
components, the input filter will occupy one-quarter to one-third of the total 
volume of the converter. Therefore it is also worth noting that whilst the low- 
power DCIDC converter is a convenient medium for initial breadboarding of a 
topology, and is therefore often used as a design example in the literature, in the 
past the practical characteristics of medium power off-line resonant converters 
have had little airing and the problems that result in attempting to design a 
commercial resonant converter at power levels above about 1OOW have had little 
consideration. 
(iii) The converter must be rated for a wide load ran-ae., This means that the 
converter will have to operate between 10% and 100% load with reasonable 
efficiency over much of this load range (typically between 75-8070). Here again, 
most resonant-mode converters cannot operate over a wide load range due either 
to prohibitive losses introduced at low loads due to loss of resonant-mode 
operation, or simply due to the wide frequency range required to handle this load 
range. 
To give one example, some resonant-mode converters must decrease their 
frequency of operation as the load decreases: hence at low loads they will operate 
at low frequencies. Since the advantage of resonant-mode converters lies 
principally in their application to high-frequency power conversion, the load 
range must inherently have to be limited to avoid an embarrassingly low 
minimum frequency of operation leading to large input and output filter 
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requirements (remembering especially the noise filtering requirements outlined in 
(ii) above). 
At the end of this section a choice of the most suitable technique and topology is made in 
accordance with the arguments outlined above and technical aspects which are revealed 
in a trade-off between topologies. 
As described above, resonant power converter topologies may be divided into three basic 
categories depending on the switching technique employed (Weinberg et al, 1989b). 
Conventional Resonant Technique 
In this technique, a series LC "tank" is driven by an inverter at a 
frequency on or around its natural resonant frequency. As a result a resonant 
current flows through the tank, the rms value of which varies with the frequency of 
operation of the driving inverter and/or the converter load. The power delivered to 
the load may be regulated by frequency control (Kuwabara et al., 1988, Steigerwald, 
1987, Ngo et al., 1987). This type of resonance is generally employed in full or half- 
bridge topologies and may eliminate some or all of the switching losses associated 
with the semiconductor switches, depending on the position of the converter load (in 
series or in parallel) with respect to the resonant tank, and the frequency of 
operation of the inverter with respect to the resonant frequency of the tank. 
(ii) Quasi-Resonant Techniques 
In this technique a small resonant circuit is added to the MOSFET in a 
conventional PWM topology in order to enhance existing parasitics and to form a 
resonant switch. In this way current through the switch or voltage across the switch 
is shaped sinusoidally and forced to zero during switching intervals. This may 
eliminate some or all of the switching losses which normally limit the operating 
frequency of the PWM topology, as described in section 2.2.. 
Two topology types result: the Zero-Current Switching Quasi-Resonant 
Converter (ZCSQRC) (Tabisz et al., 1987) and the Zero-Voltage Switching Quasi- 
Resonant Converter (ZVSQRC) (Jovanovtc et al., 1987). Output voltage regulation is 
obtained through frequency control-the MOSFET on-time (ZCSQRC) or off-time 
(ZVSQRC) varies very little due to the fixed period of the resonant interval and so 
the corresponding off-time or on-time, respectively, is varied to control the power 
delivered to the load. 
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(iii) Gap-Resonant Technique 
The gap-resonant technique is used in a number of different converters, 
including the "pseudo-resonant" (D. M. Divan, 1987), "multiresonant", "quasi-square- 
wave" (Makstmovic et al., 1989b) and the "zero-current, zero-voltage" (Weinberg et 
al, 1989a) converters. The technique uses a double-ended topology, such as a 
MOSFET half-bridge, in which a dead time or "gap" is left in the drive waveforms of 
each MOSFET such that for a given amount of time, neither device is on. During 
this gap, current carried by an inductor prior to turn-off of the outgoing MOSFET 
flows into the drain-source capacitance Cds of the MOSFET. This capacitance slows 
down the rate of rise of the MOSFET drain-source voltage to achieve lossless turn- 
off. In addition, at the end of resonance, the incoming MOSFET body diode will 
conduct before the MOSFET is turned on, provided the commutating current 
remains inductive. Hence the MOSFET may be turned on without loss at zero 
voltage. Regulation is obtained using a number of different methods discussed in 
this chapter. 
This sub-section discusses the majority of the available resonant-mode topologies 
which fit into the categories outlined above and their possible application to off-line, 
medium power requirements. 
2.3.2. a Conventional Resonant Converters. 
These converters may be series, parallel, or series-parallel loaded. 
Series sub-resonant converters. 
The half-bridge version of this converter is shown in figure 2.4(a)(i). The 
two power MOSFETs are gated alternately at a frequency below the resonant 
frequency of the tank, comprised of Lr and Cr. Hence a square-wave voltage VA is 
generated at point A. Resonance occurs to produce a sinusoidal pulse of current in 
the conducting MOSITET, id, which flows into capacitor Cf-which is much larger 
than Cr-so that: 
i, (peak) - 
Vin - 2NVout -2 VCI(to) 
2Zr 
(2.4) 
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where Zr = 
4Lr/Cr is the characteristic impedance of the series resonant 
tank, N is the transformer turns ratio, and VCrýto) is the voltage across the resonant 
capacitor at the beginning of the resonant interval (see figure 2.4). 
If the characteristic impedance Zr is significantly larger than the load 
impedance R, then the voltage across the resonant capacitor may resonate above the 
supply rails so that current flows in reverse into the body diodes of the power 
MOSFETs in a second half-cycle of resonance. This will introduce reverse recovery 
problems as well as other problems related to the turn-on of the incoming MOSFET 
during the conduction of the outgoing MOSFET's body diode. Such problems are 
described in more detail in section 5.3.2. of chapter 5. In order to overcome these 
problems, it is possible to clamp the resonant capacitor to the supply rail via two 
clamp diodes as shown in figure 2.4(a)(ii) (clamped series resonant converter, 
Temkin et al., 1988). In such a case the current will be resonant until the body 
diodes clamp the resonant capacitor voltage, after which the current will have a 
fixed gradient as shown. In this case, that is where 7,, >>R and VCr(to) = -V'421 
equation (2.4) simplifies to: 
(peak) - 
Yin - NVout Yin - NIjo, d R 
Zr 2; r (2.5a) 
where lIoad is the output current. This equation assumes that the 
current reaches a peak before the resonant capacitor voltage is clamped by the 
diodes, because the current may be considered sinusoidal up to this point. 
The ouput voltage of the converter may be found from the fact that the 
resonant capacitor charges and discharges between the supply voltage rails, and 
during the intervals before these rails are attained all current passes to the 
secondary, that is: 
Output power Pout ý '/2CrVin2fconv x2 
where fcollv is the converter operating frequency, and the factor of two is 
introduced because the capacitor discharges and recharges through Vin twice per 
converter cycle. 
This equation gives, froniVut = NrPoutkad, 
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vout 
=c rfconvRIoad Yin 
(2.5b) 
The above two equations 2.5(a) and (b) characterise the clamped 
converter and show that the converter output voltage may be controlled by altering 
the converter operating frequency, although the voltage gain is not linear with 
frequency. 
Otherwise for both clamped and unclamped topologies, each switch may 
turn both on and off at zero current Czero current switching' as described in section 
2.2.2). The converter has the advantage of the DC blocking action of the resonant 
capacitor on the power transformer, and the proportional relationship of resonant 
current to load current. Hence there are no circulating currents and the converter 
efficiency remains high at low load. The converter output is relatively insensitive to 
short-circuits since the energy delivered to the load is limited to the energy in one 
half-sinusoid of current directly after a short circuit is detected. 
The unclamped resonant converter, in which R>>Zr SO that the voltage 
across the resonant capacitor Cr does not exceed the line voltage, exhibits little 
'controllability' because the circuit is stable only if Yin = 2VOut. Hence it is really 
only useful for regulation purposes as an inverter to be combined with a second 
regulation stage. 
Other disadvantages of both clamped and unclamped. topologies are the 
large ripple current rating required of the output filter capacitor Cf, and the turn-on 
drain-source capacitive (1/2CV2f) losses -see section 2.2.1. - and high peak 
MOSFET currents that are characteristic of Zero-Current switching. Additionally 
care must be taken in the control of the clamped topology since the time required for 
the switch current to fall to zero to obtain Zero Current turn-off after clamping 
varies according to load and input voltage. 
(ii) Series Super-resonant Converters. 
This converter uses the same topology as the series sub-resonant 
converter, but is operated above the resonant frequency of the tank, so that the 
current through the resonant tank is a continuous sinusoid (figure 2.4(b)) (Sabate et 
aL, 1989). Each MOSFET is turned off at some finite current at which point the 
antiparallel diode of the complementary MOSFET begins to'conduct. As the current 
passes through zero it is commutated to the MOSFET itself. In this way zero turn-on 
losses are achieved. The converter does not use a purely zero-voltage or zero-current 
switching technique, however, since it suffers from turn-off losses. 
29 
I (I 
v 0--d 
11 v ill CR iv 
2N 
equiv out 
0-- - -0 
Fia. 2.4(b): Conventional 
Series Super-resonant 
Converter Waveforms 
Power Current flows into 
the 1)ower MOSFET 
Fig. 2.4(c): Equivalent circuit for the Series Super- 
Resonant Converter, see text 
30 
From the analysis point of view, the converter effectively consists of a 
resonant tank filtering a sinusoidal current at the fundamental switching frequency 
from the square wave voltage input, and a rectifier and output low-pass filter which 
filters the resonant current and clamps the voltage across the resonant tank to the 
inverter output voltage minus the input voltage (for a 1: 1 transformer turns ratio) 
(Steigerwald 1988). 
Since the generated sinusoid of current at the fundamental resonant 
tank frequency is subsequentially passed through a rectifier before filtering by the 
output capacitor, the average output current flowing into the load RL is (for a 1: N 
turns ratio): 
2 242 lo = lac pk X Nic 110 rms ' Nic 
where Iac pk and lac rmr, refer to the ac sinusoid of primary current before 
rectification. 
From the circuit diagram it may be seen that the voltage across the 
transformer primary is a square wave of amplitude ±VOut. The peak value of the 
fundamental Fourier component of this voltage at the resonant frequency is: 
V, = (4/Nlr) XV out 
and the rms value of this Fourier component is, seen from the primary. 
Vj 24-2-Vout 
Vac rms - 'C2 - Nic (2.6) 
From these equations it can be seen that to consider an equivalent converter 
operation in which a sinusoidal ac source at the fundamental frequency feeds a resonant 
filtering circuit and load resistance (figure 2.4(c)), an equivalent resistance must be 
considered rather than the load resistance RL. This is to take into account the fact that 
RL is placed after the rectifying diodes which are not shown in the equivalent circuit. 
This resistance is, when referred to the primary, 
. 
Vac rms 2 Nn = 
8RL 
R, quiv "ý I ac rms 
- Nir W2 io N-23ý1 
This circuit is shown in figure 2.4(c). The input and the output voltage 
are both sinusoids; since the relationship between the peak and the mean value of 
the sinusoids is constant, these voltages may be replaced directly by dc voltages 
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NVin/2 (for a half-bridge converter) and Vout. The transfer function of this converter 
may then be calculated by considering this circuit as a potential divider, such that: 
NVin 
x 
Rgquiv vout =2 (Requiv -JXC +jXL) 
NVin 
2 jXc 
+ 
JJ-XL (2.7) 
R, quiv Rqiv 
0.5 i, 
1+ N2n2l iQ jQ CO 8 LO)J')oCL ' O'o 
which simplifies to 
Vout 0.5N 
lý )0 Vin -2Q (-) 'J)() + j-'iN 
l(00 
(» 1 »_l() 
(2.8) 
where Q 
cooLr 8o), Lr 1= 
switching frequency. The '= -kL- ý- WW -RL ' () 0ýq -L 'w 
rqr 
curves of converter transfer function against frequency are plotted for the sake of 
completeness in figure 2.4(d), taking the modulus of equation 2.8, for N=1: 
Vout 0.5 
Vin 
1- 
l+ 
ý8 
Q1C00 0) 
) 
Note that as the load resistance increases, and hence Q decreases, that 
the curves become flatter, and hence the necessary frequency range required to 
regulate VolVin becomes wider until at no load, the curve is a horizontal line at 
Voý'Vin. This is the principal disadvantage of this converter. The accuracy of these 
curves is limited by the number of harmonics considered: in this case just the 
fundamental frequency of the applied voltage is considered. Additional harmonics 
may be considered by adding the appropriate harmonic of the square wave input 
voltage multiplied by the resonant circuit transfer function at the harmonic 
frequency to the expression for the output voltage. 
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This topology has inherently poor output voltage regulation because the 
energy delivered to the load will vary inversely with the load applied when the 
output voltage regulation loop is not closed. This leads to poor transient response, 
and this and the converter's high operating frequency at low load, means that it is 
often used with a pre- or post-regulator (Kuwabara, et al., 1988). The converter may 
be protected against output short circuits by raising the operating frequency on 
detection of an overcurrent. In addition the converter exhibits 'linear-see section 
2.2.2- turn-off losses due to the simultaneous switching of current and voltage. 
(iii) Parallel Sub-Resonant Converters 
In contrast to the series resonant converter, this converter is not usually 
operated below resonance. When operated below the resonant frequency, the 
resonant current may commutate from the outgoing MOSFET to its own body diode 
during turn-off if RL, the load resistance, is larger than the resonant impedance Zr 
of the circuit by a factor 1-1, where: 
('-WWO (2.9) 
Figure 2.5(a) shows the characteristic curves of current phase angle 
against frequency for Zr=1 and a range of resistive load values r, where 
Nn2 
r= Rqujv 8 RL 
where RL is the load applied to the converter. A blocking diode, snubber, 
and fast anti-parallel diode are necessary for operation when the phase falls 
negative to avoid excessive recovery problems occurring if the MOSFET body diode 
were used. This leads to extra cost and losses in the blocking diode and snubber. 
Since it may be seen from the figure that below the resonant frequency w/w. =1 the 
phase is negative under all but very low load conditions or high resonant frequency 
conditions, the converter is rarely used in this mode for dc-dc conversion. 
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(iV) Parallel Super-Resonant Converter 
Here, as for the series super-resonant converter, the two power 
MOSFETs are gated alternately so that a sinusoidal current circulates in the 
resonant tank-comprising Lr and C r-and charges Cf, which is in parallel with the 
load (Figure 2.5 (b-d)). Each MOSFET is turned off at some finite current, at which 
point this current begins to flow in the diode of the corresponding MOSFET. As a 
result, commutation will occur from the incoming MOSFET body diode to the 
MOSFET itself and zero voltage turn-on is achieved, as in the series super-resonant 
converter, whilst turn-off losses are not eliminated. 
In a similar way to the series resonant converter, the parallel resonant 
converter transfer function may be found to a first approximation by considering the 
fundamental component of the current drawn from the resonant tank into the 
output inductor, which is an ac square wave. 
The peak value of the fundamental Fourier component of this current, 
seen by the primary circuit, is: 
11 = 4IO/Nlc 
for a N: 1: 1 transformer ratio. The rms value of this Fourier component is 
lac rms "ý' 
11 
- 
410 
2 Nn 2 
The equivalent ac resistance Requiv at the fundamental frequency used 
in the equivalent circuit of figure 2.5(d) may be found from the fact that the voltage 
across the resonant capacitor Cr is an ac sinusoid of rms value Vac rms, which is 
subsequently filtered by the output filter Lf, Cf, so that: 
Requiv ý 
Vaerms 
Iac rms 
and 
Yout= Yac rms x \F2- x 
2/Mr 
(2.10) 
giving: 
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The transfer function of the converter may be obtained with reference to 
Figure 2.5(d), as fOllOws- Vac rms is related to the input voltage by: 
fundamental ac rms 
Vac rms = (transfer functionl x 
component of the input 
voltage Vin/2 applied to the 
circuit of figure 2.5(d) 
Vi 
Vac rms = (transfer function) x 
(2 
n, x 
4x1 
7c q2-) 
from equation (2.10), 
V out = NV ac rms X \F2- x 
2/ 
Ir 
so that 
Vout 4N 
; ýý ýTx transfer function of tank 
The transfer function of the tank is: 
n2V"t ýR, -i, ' FXC 
4NVi, 1 
:::: Jýýj +jXL) 
liv Reauiv XC 
jRguiv n 
jR, q, ivXc - XCXL - jXL Rquiv 
IýKout 
XL+ 
4NVin XC 
From equation (2.11), 
n2 RL Requiv -Rýy 
(2.12) 
(2.13) 
and therefore 
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XL C02 XL 8o) 
= 2; ReqUV - N21eooQ Xc coo 
giving: 
Vout 4N co 2 j8co -1 
-2ýýCOOQ] 
0-2+ 
-N 
Vout 0.5N 
vý -[N 2je 11 0)2 [ (» 1 (2.14) 
8 
where Q= 
RL 
coo witching frequency. Once again Q does Cool! 
not represent the true quality factor of the resonant circuit. The curves of converter 
transfer function against frequency are plotted in figure 2.5(e), taking the modulus 
of equation (2.13), for N=I: 
v.. t 0.5 
()Q 
Vin -2 
0)2 0) nA 0)2, 
+ 
wo 
11 
0 
It should be noted that the precision of these curves is once again limited 
by the fact that only the fundamental harmonic of the resonant current is considered 
in the analysis. 
As can be seen from the figure, the curves for various Q (remembering 
that Q is directly proportional to load resistance) are close together and hence the 
frequency range necessary for regulation is small. This is because of the voltage 
source nature Of Cr which is in parallel with the load resistance. Therefore the 
frequency range necessary for regulation of the converter output voltage is greatly 
diminished in comparison with the series super-resonant converter. The converter is 
also short-circuit proof since the resonant inductor It will always be in series with a 
short-circuit across the load, limiting the maximum current seen by the MOSFET 
switches. 
In addition it should be noted that at high Q the converter output can 
rise well above the input voltage as shown by the equation, the maximum ratio of 
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output to input voltage occurs at resonance when it is always equal to the value of 
1/2NQ. As Q rises, the curves get more and more steep about the resonant frequency, 
so that at no load, when Q=-, the converter is most easy to regulate. There remains 
a danger of a high overvoltage on the output owing to the delay necessary to respond 
to the removal of the load by an increase in the converter frequency. During this 
response time the converter output will rise to high values of voltage and hence a 
true no-load condition should be avoided, as for a PWM converter. 
The converters main disadvantages lie in the linear turn-off losses 
occurring because each MOSFET turns off at finite current, and in the converters 
inefficiency at loW loads due to the circulating current in the resonant tank. 
(V) Summary 
All conventional resonant converters are characterised by high peak 
sinusoidal currents that will have to be handled by the switching devices and 
reactive components. The series resonant converter is not usually used below the 
resonant tank frequency because this leads to capacitive (1/2CV2f) losses at turn-on, 
which may be significant at high frequencies. However load regulation 
characteristics of the super-resonant converter are relatively poor, mainly because it 
cannot regulate at low-load. The parallel resonant converter is more widely used, 
because output voltage regulation is more favourable, and, like the series super- 
resonant converter, turn-on losses are also eliminated, but in addition close-to-no- 
load regulation is possible. 
Arguably the most interesting of this converter class is the 
series/parallel resonant converter (IVgo et al., 1987), containing an inductor and two 
resonant capacitors of different sizes, one in series and one in parallel with the load. 
The converter is operated above the natural resonant frequency of the tank, and as 
the frequency of operation rises to maintain a regulated output voltage, with falling 
load, the small capacitance that appears in parallel in the resonant tank assures 
that the resonant converter is able to operate with a smaller frequency range than 
that of the series resonant capacitor. Hence the converter exhibits parallel super- 
resonant converter properties. Slightly above minimum load, the converter may be 
designed by proper selection of the values of the two capacitors, to take on the 
properties of the series resonant converter, so that the losses due to circulating 
current are limited. Hence the converter may be optimized low-load regulation and 
has a small frequency range compared with the series super-resonant converter, 
provided the two resonant capacitors are carefully selected. 
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Finally the conventional super-resonant converters may be adapted to 
use the gap-resonant technique to improve their switching characteristics (Weinberg 
et al., 1989b). In this way they will exhibit the same properties as discussed above, 
but will in addition have zero switching losses. This is best understood by the 
detailed examination of the gap-resonant technique outlined in section 2.3.2.3. 
2.3.2. b. Quasi-Resonant Converters 
These converters are all derived from two basic types which are 
illustrated in buck converter form in figure 2.6. A description of the Zero-Voltage 
Switching Quasi-Resonant Converter (ZVSQRC), Zero-Current Switching Quasi- 
Resonant Converter (ZCSQRC), and various similar quasi-resonant converters, are given 
below. 
Zero-Voltage Switching Quasi-Resonant Converter 
Here a resonant tank comprising Lr and Cds is shown added to the 
MOSFET switch to produce a half-sinusoid off-state voltage across the MOSFET as 
shown. Turn on and off occurs at zero voltage, so that the converter exhibits zero- 
voltage switching as described in section 2.2.2 (Liu 1986). 
Figure 2.6(a) shows the buck ZVSQRC with associated typical 
waveforms. In order to understand the practical aspects of using this converter, the 
following describes briefly the fundamentals of the converter operation, referring to 
each of the intervals shown in the figure (t, to t5): 
Stage 1 00=ýtj) 
At the beginning of this interval MOSFET Q1 is gated on at zero-voltage, 
because the current id initially flows in the MOSFET s body diode. Afterwards the 
current rises towards the output current being carried by the large filter inductor Lf, 
at a rate given by: 
j! g- = 
Vin 
dt Lr 
(2.16) 
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As the current flowing in Lr contributes to the total forward current If 
flowing in Lf, the current flowing in the freewheeling diode D1 falls to zero. At this 
point the current carried by Lr has reversed and is flowing in the MOSFET Q1 
rather than its body diode. The length of time for which the current remains in the 
MOSFET before Q1 is turned off may be varied to regulate the converter output 
voltage. Since the MOSFET off time remains fixed, as described below, the converter 
must operate at variable switching frequency to achieve output voltage regulation. 
At t--t 1, Q1 is gated off. 
Stage 2 01=; ýt2) 
As the MOSFET Q1 is turned off, its drain-source voltage begins to rise; 
if the current flowing in 4 is considered to be constant during this interval at If, 
then 
dvd If 
dt Cds 
(2.17) 
In order for resonance Of Cds and Lr to commence, the current flowing in 
Lr must be allowed to vary, so that Lr is no longer in series with Lf. This is only 
possible when the diode D1 is able to conduct the current in Lf, that is when the 
voltage across this diode falls to zero. This occurs after a time t2-tj, where from 
equation (2.14) above, 
t2-tl ý 
CdsVin 
if 
Stage 3 02ý*43) 
(2.18) 
At týt2, resonance commences as shown in the figure, and continues 
until t--t5. This resonance may be seen by inspection, to follow the equations: 
L 
sin cot vds-' Vin + If 'ý: Cds (2.19) 
ids "' If COSO)t 
(2.20) 
At t--t3, the current in the resonant inductor passes through zero. At this 
point the resonant voltage has gone through an angle of 7/2 and as a consequence the 
voltage across the capacitor is at its maximum value, given from equation (2.19) as 
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V 
pk = 
Vin +If (L r/Cds)0*5 
(2.21) 
Stage 4 (t,? =; >t4) 
Resonance continues in this interval according to equation 2.19 and 2.20. 
At t=t4, the voltage has resonated through 7c radians, so that CO(t4-t2) ý-- n. At this 
point the voltage across Cds equals the input voltage. 
Stage 5 04-*45) 
From t4 to t5 the resonance continues as before. At t=t5, the voltage 
across the MOSFET falls to zero and current id flows in the MOSFET body diode. 
Then the voltage across Lr and Cds is fixed and the current in Lr builds up towards 
zero. Before it reaches zero, the MOSFET may be turned on without loss at zero 
voltage. If it is not turned on before this current passes through zero, the MOSFET 
drain-source voltage will oscillate about Vin and switching losses will be inevitable. 
The transfer function for the buck ZVSQR converter may be derived as 
given clearly in the literature (Liu et al 1986) as: 
Vout (de) r '/r (1 /x+ y -cOsa) x Vin 0 
)l 
(2.22) 
where R,, t is the converter load, and 
Rout/& = r; aý Oo(tOý2); Zn -NACir 
; and the equation may be solved by numerical analysis to produce curves of the type 
shown in Fig. 2.6(b). 
It may be seen, that the buck ZVSQRC transfer function (Vout/Vi. ) varies 
slowly with frequency ratio such that the frequency range required to 
regulate the converter is large. Hence the ZVSQRC will always require a design 
operating over a wide frequency range compared to the series and parallel resonant 
converters: this may be seen by comparing the curve of Figure 2.6(b) with the curves 
for the series and parallel super-resonant converters, figures 2.4(e) and 2.5(d) (note 
that r in the figure is equivalent to VQ for the series resonant converter and Q for 
the parallel resonant converter). This will have an impact on efficiency, filtering, 
and general design. For example a 1MHz converter may have to work up to 6MHz: a 
MOSFET driver must be designed for short rise times, and at lower operating 
frequencies will tend to supply more gate current than necessary; the pulse 
transformer used to drive the buck will be more lossy at the lower frequencies since 
the magnetic material and winding design used must withstand the highest 
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frequency of operation and will therefore not be optimised for low frequencies; the 
same considerations will apply for the power transformer and other elements. These 
points and others are covered in detail in chapters 5 and 6. 
The application of the ZVSQRC topology is limited to low input voltages 
due to the characteristically high peak of the drain-source voltage vds- In addition, 
some current is required to flow in the resonant inductor Lr in order to achieve 
resonance of the MOSFET capacitance Cds. Therefore the resonant interval is load 
dependant, leading to higher voltage peaks at high loads. The current required in 
the MOSFET and inductance Lr immediately prior to turn-off must, from equation 
(2.2 1), be: 
Cds 
-\F4 id (tl) > 
Vin L (2.23) 
- in order to obtain Vpký"Vin such that the drain-source voltage 
resonates down to zero and allows zero-voltage switching. Hence resonance will not 
be obtained at no-load. 
Zero-Current Switching Quasi-Resonant Converter 
Here a resonant tank comprising Lr and Cr is added to the MOSFET 
switch to produce a half-sinusoid on-state current through the MOSFET. Turn on 
and off occurs at zero current, and hence switching losses are confined to the losses 
produced by the discharge of the drain-source capacitance through the MOSFET at 
turn-on (1/2CVf losses). Hence the converter exhibits zero-current switching 
(section 2.2.2). 
Figure 2.6(c) shows the buck ZCSQRC with associated typical 
waveforms. The following briefly describes the fundamentals of the converter 
operation, referring to each of the intervals shown in the figure (t, to t6): 
Stage 1 00=; ýtj) 
At the beginning of this interval MOSFET Q1 is gated on at zero 
current, the resonant inductance being sized so as to limit the rate of rise of current 
in the MOSFET drain relative to the gate voltage rise time, so that linear switching 
losses are negligible. In contrast, however, the voltage across the MOSFET at turn- 
on is equal to Vin, and hence the energy 1/2CV2f stored in the MOSFET output 
capacitance Cp is dissipated in the MOSFET. The current flowing in the MOSFET 
rises at a controlled rate towards the output current If such that 
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ud i V. Id = -in dt Lr 
(2.24) 
When t= tj, the current ij is equal to If such that: 
tj - to = IfLr Vin 
(2.25) 
Stage 2 (tj=ýt2) 
Once the diode D1 stops conducting at t=tl, the voltage across the 
capacitance Cr is no longer clamped to zero, and resonance takes place between Cr 
and Lr. By inspection, it may be seen that the following equations apply to the 
MOSFET current and the voltage across Cr: 
4F, Coot 
idý If + Vý Lr (2.26) 
VCr = Vin(l-COSCOot) 
(2.27) 
where coot =I VLr-6; 
(2.28) 
At the end of this stage, tý t2, and the resonant current waveform is at 
its peak so that coo(t2-tl) = 11/2 and, from equation 2.26, 
ipk ` If + Vin (CrlLr )0.5 
(2.29) 
Stage 3 (t2---**t3) 
At t--t3, the current has resonated through 7c degrees, such that id ý If , 
(Oo(t3-tl) 'ý 7c, and vCr = 2Vin, neglecting parasitic resistance losses during the 
resonance. 
Stage 4 03=44) 
During this interval the current in the MOSFET continues to resonate 
towards zero, as described by equation 2.29, until it reaches zero at t--t4. 
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Stage 5 (t4--*t5) 
At t4 the MOSFET current is prevented from reversing by a series diode 
D2 in figure 2.6(c). This is known as half-wave mode operation of the ZCSQR 
converter. The omission of the series blocking diode would allow the current to 
reverse and flow into the body diode of the MOSFET and so-called full-wave mode 
operation; then during the time when the body diode is conducting the MOSFET 
may be turned off at zero voltage and current. This mode of operation is discussed 
below. 
During stage 5, no current flows in the power MOSFET and hence the 
full output current If flows in the resonant capacitor Cr. Hence the voltage across 
this capacitor falls at a rate given by: 
dvds 
=k dt CIr 
(2.32) 
In order to have zero-current turn-off of the MOSFET it must be 
switched off before the voltage across the resonant capacitor falls to Vin- If this does 
not occur the current id will begin to rise again due to the voltage applied across the 
inductance Lr, and switching losses will eventually result. 
This stage continues until the resonant capacitor discharges to zero at 
t5- 
Stage 6 05=ýtd 
During this period the inductor current If flows in the freewheeling diode 
D1. The length of this stage is varied to vary the energy delivered to the load and 
hence regulate the converter output voltage. Since the on-time of the MOSFET Q1 is 
fixed the converter therefore operates with variable frequency. 
At t6 the MOSFET is turned on again and stage 1 recommences. 
The resulting transfer function for a ZCSQR buck converter is as follows 
(Liu et al 1985): 
-2L +sin»l(-x/r)+(r/x)(l+ 
-- 
2nco 
Gr) 
_F, - (ý7r7 
)1 
(2.33) 
50 
where Rout is the converter load, and P-ut/Z. = r; 
Vout (dc) 
= x; Vin 
Lr 
(x = (Oo(t4-tl); Zn=- q Tc. -Frrr. 
where R,, t is the converter load, and 
Rout/Z. 
-- r; 
Vout (de) 
= X; Vin 
Oo(t4-tl); Zn 
Lr 
It may be seen from the above equation that, like the zero-voltage 
switching converter, this converter requires a large frequency range to regulate the 
converter for load and line changes. In half-wave operation, considered above, the 
length of stage 1 described above will alter as the level of load current alters. The 
subsequent sinusoidal current alters in period as a result, altering the energy 
delivered to the load in a non-proportional way. However, full-wave operation has 
the advantage of improving the control characteristics of the converter, and in fact 
the converter operating frequency will become independent of load for ideal 
converter components, by allowing the recirculation of resonant current into the 
input supply, because as the load alters the energy delivered to the load alters 
proportionally (Liu et at., 1985). In reality, with non-ideal components, the variation 
in the unregulated output voltage with load is equivalent to that for a PWM 
converter. 
The use of the MOSFET body diode for full-wave operation will introduce 
problems due to its slow recovery characteristic, however, and this generally leads to 
heavy ringing of the resonant current when it passes once more through zero and 
this diode blocks. The addition of a series blocking and an antiparallel diode to 
prevent conduction of the body diode but allow the reversal of current requires two 
fast diodes to prevent ringing problems, which is an expensive solution which also 
reduces overall efficiency due to the series diode. Hence normally the converter is 
operated in half-wave mode. 
The characteristically high peak of drain current id may limit the 
application of the ZCSQRC topology to low output powers in a commercial design, 
due to the resulting low MOSFET on-resistance (RDS(on)) requirement. Additionally, 
the maximum operating frequency will be limited due to 1/2CV2f losses, and a 
minimum frequency of operation of the converter may also restrict the minimum 
load as they vary in a proportional manner. 
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Variations in the Quasi-Resonant Techn* 
_ 
A large number of different topologies based on the quasi-resonant 
technique have been reported in the literature. These include the Vinciarelli converter, 
the Miller Resonant converter, the multiresonant converter, and the constant- 
frequency quasi-resonant and multiresonant converters. The first two converters are 
slight variations on the ZCSQRC technique and will not be discussed here (Buchanen 
et al., 1975, Vinciarelli 1983). 
a) Multi-Resonant Converters Parasitic components not 
originally designed into the quasi-resonant converters described above will give rise 
to non-ideal operation of the circuits, typically characterised by high frequency 
ringing and noise generation leading to device overstress, control loop instabilities, 
and loss of resonant operation. As a result designers must be careful in 
implementing these circuits in practice. Multi-resonant converters (Tabisz et al., 
1988) are specifically designed to reduce the sensitivity of quasi-resonant converters 
to the parasitic capacitance and inductance of the freewheeling diode or diodes (Zero 
Voltage Switching) or to the drain-source capacitance of the MOSFET (Zero Current 
Switching Multiresonant Converter). This is accomplished by enhancing these 
additional parasitics in order to enable them to be designed into the circuit. This 
also has the effect of further reducing the stress on the switching semiconductors. 
For example, zero-voltage switching of a MOSFET in a ZVSQR buck converter 
requires that the freewheeling diode is turned off at zero current but sees a step 
change in reverse voltage following its tum-off, However, if the parasitic capacitance 
of the diode is enhanced sufficiently, the off-state diode voltage will be resonant and 
the recovery losses and noise associated with the diode will be reduced (figure 2.7). 
The ratio of the resonant diode body capacitance Cr to resonant 
MOSFET output capacitance Cds plays an important part in the operating 
characteristics of the ZVS or ZCS multiresonant converter, particularly at high 
powers (Tabisz et al., 1989). As this ratio increases, operation becomes more 
favourable, allowing zero-voltage switching over a wider range of load. In addition 
the frequency range of operation necessary for a given load range may be reduced. 
However voltage and current stresses on the MOSFET device remain in excess of 
those found in PWM operation, restricting the power level to which these converters 
may be used. 
b) Constant-Frequency Zero-Voltage (CFZV) converter A classical 
quasi-resonant converter technique requires a fixed on or off time in order to ensure 
zero-current or zero-voltage switching. Hence one degree of freedom is lost as 
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compared to a PWM converter, which has variable on-time, variable off-time control 
at fixed frequency. This degree of freedom is replaced by allowing the converter 
operating frequency to alter to achieve output voltage regulation. One other method, 
however, to replace this degree of freedom, is to add an extra controllable element to 
the converter. 
The CFZV converter is based on the ZVSQRC, in which the freewheeling 
diode in, for example, a buck converter is replaced with a second active switch Q2 
(figure 2.8) (D. Maksimovic et al, 1989 a&b). The switch Q1 is operated at fixed 
frequency with a fixed off-time to allow zero-voltage switching to occur. The second 
switch Q2 is controlled to allow output voltage regulation. When both MOSFETs are 
on simultaneously 47 - t8 in the figure), the full input voltage is applied to Lr and 
hence current is built up in Lr to ensure zero-voltage resonance of the switch Q1, 
following equation 2.23: 
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Hence by varying the length of time during which both MOSFETs are 
on, the amount of energy stored in the resonant inductance Lr may be varied to 
compensate for load and line changes, therefore ensuring that zero-voltage switching 
of the MOSFET Q1 is maintained at fixed frequencies. In reality, the second switch 
is controlled to alter the effective duty cycle applied to the Lf, Cf output filter and 
hence regulate the output voltage, and the current in Lr naturally increases as the 
duty cycle decreases, as required. 
However, although the main MOSFET switch is switched at zero 
voltage, MOSFET Q2 must turn on at a finite voltage leading to 1/2CVf losses. In 
addition, at low duty cycles the current handled by the two MOSFETs will exceed 
the load current and this circulating current will reduce converter efficiency. Finally 
the maximum equivalent duty cycle applied to the Lf, Cf output filter depends on the 
length of time required for the zero-voltage resonance between Lr and Cds (the total 
period concerned is tO to t6, see figure 2.8). In order to obtain a duty cycle 
approaching one, for example, this time must be small compared to the operating 
period of the converter. However, as this time becomes smaller, the inductor Lr must 
decrease or the period must increase, since the size of the parasitic capacitance Cds 
is fixed by the properties of MOSFET Q1. In both these cases, the current built up in 
Lr during the interval in which both Q1 and Q2 are on will increase and hence the 
total current carried by Q1 will increase. Hence the converter load range is limited 
by operating frequency and current stress requirements. 
c) Constant-Frequency Zero-Voltage Multi-Resonant (CFZVMR) 
Converters In a similar manner to the constant-frequency zero-voltage 
converter, this converter is obtained by replacing the freewheeling diode in the 
parent multiresonant converter topology by an active switch, as illustrated for the 
buck converter in figure 2.9 (D. Maksimovic et al, 1989al b). This extra control 
element allows the fixed frequency operation of the converter as outlined above 
whilst maintaining the low stress advantages of the parent multiresonant converter. 
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Like the parent multi-resonant converter, the topology is insensitive to 
all circuit parasitic reactances, however here the added benefit is that a very wide 
load range may be accommodated. This wide load range capability is achieved in a 
similar way to the CFZV converter, where the switch Q1 is operated at a fixed 
frequency (see figure). The output voltage regulation depends on the phase-shifting 
of the drive signals of Q2 with respect to Q1. Hence, for heavy loads, the switch Q1 
will be on at the same time as the switch Q2 for a longer time, building up more 
current in the inductor Lr before Q2 turns off. 
This converter is able to supply a complete range of duty cycles by 
allowing this boost operation of the inductor Lr. After Q2 has turned Off 43 in the 
figure), zero-voltage resonance occurs between Lr and Cr whilst some of the current 
built up in Lr flows into the load. This does not occur in the CFZV converter, where 
the energy stored in Lr during the time that both semiconductor switches are on is 
recuperated by the input voltage supply during the resonance of Lr and Cds- 
Like the CFZV converter, at low duty cycles the current handled by the 
two MOSFETs in this converter will exceed the load current and this circulating 
current will reduce converter efficiency. Otherwise the converter is somewhat 
complicated and has several modes of operation depending on the phase difference 
between the two switches, a situation which may not lend itself well to practical 
commercial appllications. 
GO Summaly 
The quasi-resonant converters described above all suffer from peak 
current or voltage across switching elements which are significantly in excess of 
their PWM counterparts. Whilst the advantages inherent in their use are well- 
established, some of these converters exhibit significant disadvantages for off-line 
applications, as discussed below. 
Any zero-voltage switching single- or double-ended topology is out of the 
question due to the high MOSFET VDS ratings necessary. The peak voltage to input 
voltage ratio on the power MOSFET for a buck ZVSQRC designed to achieve full 
resonance over a load range from IMAX to Imin, may be shown to be: 
V pk + 
linax 
Yin Imin 
(2.34) 
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From equation 2.34, for a desired working range for the buck ZVSQR 
converter of 10% to 100% load, the peak voltage across the switching MOSFET is 
given by 
1101I n)Vn , Vn Vpk 1+ 1 mýmijn ln (2.35) 
The proof of the above equation, assuming ideal resonance between the 
resonant inductance and capacitance, denoted Lr and Cd, respectively, is as follows: 
In order to achieve resonance down to zero voltage at t5, the resonant 
peak voltage must be equal to twice Vin at time t3 in figure 2.6(a), for an input 
voltage of Viii, and at the minimum load Imin. Hence, 
Yin = Imin '\ 
Lr rz- 
and therefore, at maximum load current Imax, 
Lr 
V. + 
Imax 
Vpk = Vin + Imax 
qTL 
m Imin 
Yin 
leading to equation (2.34). 
Hence the VDS requirement for this MOSFET will be around 4kV for a 
10: 1 load range, off-line application. 
The constant-frequency zero-voltage switching converters both improve 
on the voltage stress seen across the power MOSFET at the expense of increased 
current stress due to circulating currents in the inductor Lr. For example, it may be 
shown that for the CFZVMRC: 
Vpk = 2.3 Vin, 
Ipk = 2.28 If 
where If is the load current seen in the output filter inductor. 
These peak voltages and currents are seen on both MOSFETs used, 
when the converter is optimally designed (Maksimovic et al., 1989b). However 
voltage stresses remain too large for off-line input voltage levels: =- for example 
VDS > 1kV for off-line applications. 
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The use of ZCSQRC s is limited by the 1/2CV2f losses introduced at turn- 
on of the MOSFET. If the converter operates at a frequency of 1MHz, and a peak 
line voltage of 380V dc (UK 270V ac mains) these losses will be substantial. For 
example, for a commercial converter with an output power in the region of 30OW, 
two IRF450 s may be used in a half-bridge configuration. These devices have an 
output capacitance of 6OOpF maximum at 25V. The output capacitance of a 
MOSFET averaged over a full switching cycle from a drain-source voltage of 0 to 
380V is (Jovanovk et aL, 19890 
_Vý42 
cav 
r(V 
Cm*dV 
(2.36) 
VDS 
v 
0 
giving: 
Cav = 2Cm 
47DS 
(2.37) 
where CM = maximum measured capacitance at a measuring voltage of 
Vm = 25V and VDS= 380V. This gives for Cm = 600pF, Cav 300pF and the 
corresponding 1/2CV2f power loss is 21.6W per MOSFET at 1MHz switching 
frequency, or approximately 16% of the 30OW total power output for a double ended 
converter. 
The ZCSQR converters require a series blocking diode which introduces 
further losses in the converter and leads to noise generation during diode recovery in 
practice. In addition the high peak sinusoidal current flowing in the MOSFET will 
lead to a high rms current and high on-state loss. In a similar fashion to the above 
derivation for ZVSQR converters, it may be shown that the peak current stress on 
the MOSFET in a buck ZCSQRC may be shown to is: 
Ipk ý If 
(1 
+) 
(2.38) 
where Vmax is the nominal line voltage and Vmin is the minimum line 
voltage. If is the dc value of the load current seen in the buck inductor Lf (figure 
2.6(c)). Therefore, for a nominal line voltage of 340V dc and 200V dc minimum 
(including input capacitor ripple), 
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Ipk = 2.9 If 
The average value of this half-sinusoid of current will be 
lav (ZCS)` 2/ltjpk 
(2.39) 
(2.40) 
This will lead to higher MOSFET conduction losses than those of the 
equivalent PWM converter, as can be demonstrated as follows: 
The rms switch current in both a conventional PWM buck converter and 
a zero-current switching quasi-resonant converter is, denoting the conventional buck 
and buck quasi-resonant converters by the subscripts 1 and 2 respectively, 
Irms (1) ý-- I pk (1) 
4-dl 
and from (2.39) 
d2 
Irms (2) =. - 2.9 lpk (1) 
4L2 
(2.41) 
(2.42) 
from equation 2.39, where d is the duty cycle. For equal average output 
currents, 
lav (1) ýI av (2) 
(2.43) 
where lav is the average of each current during the on-time of switch, 
that is for PWM operation, 
Iav (1) = lpk (1) d, 
whereas for ZCS operation, from equations (2.39,2.40), 
lav (2) ý-- 2/lcjpk (2) = 2.9 X 2/1, x Ipk (1) 
(2.44) 
(2.45) 
Therefore, equating average currents 
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dlIpk (1) = d2 x 2.9 x 21, X lpk (1) 
(2.46) 
Giving 
d, 5.8 
T2- 
(2.47) 
so that, from equations (2.42), (2.43), 
2 L 
Irms (2) 
2.9 1 pk (1)A2 
= 29 1.51 
(2.48) 
Irms (1) Tj 1 
W6 
lpk (1) 
4dl 
Hence it may be seen that the resulting losses in a Zero Current 
Switching Quasi-resonant buck converter are significantly higher at high line than 
those of the classical PWM buck converter, limiting the application of the ZCSQRC 
to low power levels. Similar conclusions would be drawn from an analysis of the 
other ZCSQR converters, 'where in all cases the minimum duty cycle of the converter 
is significantly lower than that of its PWM counterpart because the current 
conducted during the MOSFET on-time is higher. This leads to significantly higher 
conduction losses in the semiconductor switches. 
Finally it should be emphasised that all quasi-resonant converters are 
sensitive to parasitic elements not included in the resonant circuits, are difficult to 
design optimally due to the difficulty of dimensioning circuit parasitics, and are less 
easy to produce in large production quantities than PWM converters due to the 
imprecision in these components from one unit to the other. 
2.3.2. c. Gap-Resonant Converters 
A wide variety of topologies use the gap-resonant technique to achieve 
high-frequency lossless switching ofpower MOSFETs without the penalty of a high peak 
voltage across the MOSFET during its off-state, as described in section 2.31. All 
converters use a double ended-topology, and are therefore suitable for medium to high 
power off-line converter applications such as those considered in this thesis. The 
converters may be divided into variable and fixed-frequency converters and the principal 
gap-resonant converter types are described in that context below. 
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Variable-Frequency Gal2-Resonant Converters 
These converters are adaptations of PWM or conventional resonant 
topologies regulated at variable frequency and allowing the added benefits 
associated with gap-resonant switching. 
Variable-frequency topologies adapted from a parent PWM converter 
allow regulation to take place with a fixed MOSFET off-time. Hence the basic full or 
half-bridge PWM topology may be adapted to gap-resonance by altering the time 
during which both MOSFETs in a particular bridge 'arm' are off, to allow the 
incoming MOSFET to be turned on soon after current flows into its body diode. The 
simple half-bridge gap-resonant converter (Weinberg 1989d) is one example. The 
'half-bridge multiresonant converter' described in Jovanovtc et al, 1989c adds 
additional resonant capacitances to the converter secondary rectifying diodes which 
improves low-load resonance and diode EMC/RFI characteristics at the expense of 
additional circulating currents. 
Converters derived from a conventional resonant converter, such as the 
parallel gap-resonant converter shown in figure 2.10 (Karube et al., 1988), operate in 
the same way as the parent converter, in this case the conventional parallel 
resonant converter. Again frequency control is used to regulate the output voltage 
and characteristic regulation properties are hence similar to the parent, with the 
'gap' added to achieve lossless switching. 
(ii) Constant-Frequency Gap-Resonant Converters 
These converters are derived from basic PWM converter topologies and 
maintain a fixed-frequency of operation by introducing an alternative method of 
control whilst allowing gap-resonance to take place. 
The most common fixed-frequency gap-resonant converter uses a full- 
bridge topology and phase-shift control to regulate the output voltage. Again the two 
MOSFETs in each arm of the bridge are switched with a small dead-time to ensure 
zero-voltage switching. By phase shifting the two bridge arms with respect to one 
another, the duty cycle of the transformer secondary rectified voltage may be 
altered. This technique has become known variously as "Pseudo-Resonance" 
(Patterson et al., 1987) or "Phase-Shifted PWM" (Fisher et al., 1988), depending on 
the additional resonant components used. The phase-shifted circuit (figure 2.11) 
uses a large leakage inductance as a resonant element, aided by a significant 
magnetising current to overcome low-load problems, and further details on this 
topology will be found in chapter 3. The pseudo-resonant topology uses additional 
resonant tanks located in parallel with the power transformer to draw extra current 
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through each MOSFET and thus ensure that sufficient current is available for 
resonance (figure 2.12). Further modifiýations to the resonant components or the 
topology may be necessary to ensure gap-resonant commutation over the full load 
range, as outlined in several papers including Mweene et al., 1989, Fisher et al., 
1988. The reasons these modifications are necessary will become evident in Chapter 
3. 
A third kind of fixed-frequency gap-resonant converter is the zero- 
voltage zero-current converter (Weinberg et al, 1989a) which generates a resonant 
sinusoid of current during the on-time of each MOSFET or pair of MOSFETs in a 
double-ended topology (figure 2.13). During the off-time of both MOSFETs, gap- 
resonance ensures zero-voltage switching of each MOSFET. The half-sinusoidal 
current reduces the EMC/RFI generated and allows switching of each output 
rectifying diode at zero-current. This improves diode recovery characteristics at 
high-frequency. However the converter has fixed on- and off-times and therefore 
cannot regulate the output voltage. 
(iii) Varia ions in the Gap-Resonant Technique 
Other gap-resonant converters are designed to take advantage of the gap- 
resonant technique without using a true double ended converter arrangement. 
Therefore normally speaking the converters are based on, for example, the buck 
converter and similar single-ended topologies. Here it is important to note that in a 
classical buck converter, the turn-off of the buck MOSFET and hence the 'turn-on" of 
the buck freewheeling diode may take place with low loss, as described in section 2.2. 
of this chapter. These converters attempt to force a similar zero-voltage turn-on of the 
buck MOSFET by discharging its drain-source capacitance to zero before turn on. 
(a) Single-ended Pseudo-Resonant Diode Topology This 
topology consists of a standard buck converter in which the buck freewheeling diode 
is sufficiently slow that it has a high peak reverse current during recovery (Divan, 
1988). In this way, the buck inductor may be designed to run discontinuously so that 
the current it carries falls to zero and the diode recovers every cycle before the buck 
MOSFET turns on. After full diode recovery, the buck inductor current, which is 
now negative, will flow into the MOSFET drain-source capacitance and hence 
discharge this capacitance to zero, following which the MOSFET may be turned on 
at zero-voltage. This principle is illustrated in figure 2.14. This kind of converter 
would be most useful when large duty-cycle ranges are not required, since the 
MOSFET must always switch on soon after the buck current falls to zero, and hence 
the frequency of operation varies with load and input voltage. 
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(b) Constant Frequency Quasi-Square-wave converter 
The constant-frequency buck quasi-square-wave converter is shown in 
figure 2.15 (Makstmovic et al., 1989b). The topology is based on the replacement of 
the freewheeling diode of a single-ended PWM converter with a controllable 
MOSFET. 
The circuit topology is in fact that of the half-bridge gap-resonant 
converter mentioned in (i) above, in which the isolating transformer and associated 
magnetising inductance is replaced by a filter inductance which carries a current 
which is allowed to pass though zero, in a similar fashion to the pseudo-resonant 
diode converter described above. At the beginning of each gap-resonant interval the 
outgoing MOSFET turns off when conducting positive current-in this way 
commutation into the body diode of the incoming switch is ensured. 
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The converter duty cycle is controlled directly by the switching of Q1 and 
Q2 so that providing the current in the inductor is always allowed to pass through 
zero during the on-time of Q2, the converter is able to operate losslessly at a fixed 
frequency and regulate the output voltage over a wide range of loads. However, in 
order to ensure that the converter works over a large load range at fixed frequency, 
the ripple current must be substantial (>200% of the maximum load current) 
requiring a good quality large value output filter capacitor. Losses in the converter 
due to the ripple current will be more or less constant so that the converter 
efficiency will fall off rapidly as the load is reduced. These limitations will affect the 
implementation of this topology for commercial applications. 
(e) Constant Frequency Forced Zero-voltage converter This 
topology uses a small low-power converter coupled to the basic PWM topology in 
order to force current into the drain-source capacitance of the MOSFET switch and 
hence discharge its drain-source voltage to zero before it is turned on (Weinberg, 
1991). A buck configuration is shown in figure 2.16. The small converter consisting 
of T1, D3, Q2, and Lr works as a zero-current-switching quasi-resonant converter 
with the power MOSFET output capacitance Cds forming the resonant capacitor. In 
this way the current carried by the transformer T1 builds up to the buck inductor 
current, after which resonance takes place between the Lr and the Cds, resulting in 
a sinusoidal current flowing in the small MOSFET Q2. By virtue of a transformer 
turns ratio of 2: 1, the MOSFET Q1 drain-source voltage will discharge to zero at the 
end of the half-sinusoid of current, after which the MOSFET may turned on at zero - 
voltage, while Q2 turns off at zero current. The leakage inductance of T1 may be 
used for the inductor Lr. Diode D3 acts as a clamp to allow recirculation of the 
magnetising current of T1 into the input. The 1/2CV2f losses in the MOSFET Q2 will 
limit the application of such a topology in off-line applications, however, and in 
addition the off-time of Q1 is limited to a minimum time required to charge its 
drain-source capacitance, so that the converter maximum duty cycle is also limited. 
(d) Constant Frequency Commutating Inductance Converters 
These converters add a second inductance Lr and dc bias capacitor C. to the 
classical PWM topology to force a negative discharging current to flow into the 
power MOSFET drain-source capacitance prior to its turn-on. Figure 2.17 shows the 
buck linear commutating inductor converter arrangement (Harada et al, 1989). 
Here, like in the quasi-square-wave converter, a second power MOSFET replaces the 
freewheeling diode in order to produce a controlled gap-resonant period in which 
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both switches are off. Inductor Lr and bias capacitor Cc are placed in parallel with 
the MOSFET Q2 so that a current builds up in Lr during the on-time of this 
MOSFET. This current exceeds the output current If before Q2 is turned off, so that 
the total current id flowing in Q2 goes negative , thus allowing gap-resonance. 
The above topology requires a large circulating ac: current in the inductor 
Lr to provide an opposing current to that flowing in the filter inductor Lf so that the 
sum of the two is negative when required. The current in Lr carries no dc component 
and does not vary in amplitude as the load current alters. Therefore the peak value 
of this current must equal the maximum load current for a constant input voltage, 
irrespective of load. This will increase the current carried by the two MOSFET 
switches and hence limits the converter efficiency. The use of a saturable inductor 
for 4 (Harada et al, 1990a) improves the topology by reducing the rms current in 
the inductor significantly, allowing the inductor to saturate after a time determined 
by the load current carried by a secondary sense winding in series with the filter 
inductor 4 (figure 2.18). 
At low loads both the circuits described above suffer because the duty 
cycle of the buck MOSFET Q1 and the load current are inherently not proportional, 
leading to high required currents in Lr, as explained above. For the saturable 
inductor converter, the peak current and the load current are related by the 
secondary bias winding, so that it is possible for iLr (max) to exceed the output 
current under all load conditions for a given input voltage, but it remains difficult to 
accommodate a wide input voltage range and maintain zero-voltage switching with 
high efficiency, since as the duty cycle alters, the current at which the saturable 
inductor saturates alters. In addition such a converter is likely to suffer from 
excessive magnetic losses in the saturating core, as will be outlined in chapter 4. 
Therefore this converter is most suitable for fixed input voltage applications. The 
converter principle may be adapted to isolated converter topologies, such as the half- 
or full-bridge converters, to aid gap-resonance at low loads, and this adaptation will 
be considered in greater detail in chapter 3. 
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Summa 
All gap-resonant converters show significant advantages over quasi- or 
conventional resonant converters, particularly for off-line applications, due to the 
low VW stress on the power MOSFETs together with the low peak MOSFET 
current and lossless switching. On the other hand, all such converters are 
necessarily double-ended (containing necessarily two primary active switches) and 
may be complicated by additional circuitry making them more costly to implement 
commercially. Hence such converters may not be considered suitable for commercial 
low (<100W) power applications, when the resulting losses and/or expense is not 
justifiable. An analysis of this type of converter has not been presented here: this 
analysis will be made in Chapter 3. 
2.4 Choice of Resonant Topology 
This section is divided into two parts. Section 2.4.1. concerns the selection of the resonant 
converter according to specifications which it must necessarily meet in order to be a 
commercially viable off-line product. Section 2.4.2. contains a specific comparison of each 
converter at a topology level and allows the final choice of resonant topology for further 
investigation to be made. 
In order to establish the commercial viability of a resonant converter, its practical 
application to supply a 12.5A, 24V isolated output from a typical 240V mains ac source, 
must be considered. In order to be a viable commercial prospect, this converter must 
regulate down to 10% load and the overall converterpower density must be significantly 
higher than a comparable PWM converter tojustify additional development costs. At the 
same time, manufacturing costs should remain similar to those of a PWM converter. 
Hence it is fundamental to the commercial viability of the converter to select the correct 
topology for the application area. Considerations that should be taken into account 
during the selection procedure, some of which were discussed briefly in the introduction 
to section 2.3, are discussed below. These are taken directly from typical mains-voltage- 
fed commercially marketed power converters of similar power levels. Considerations are: 
The converter must operate from a mains-fed line voltage 
Since the converter operates from a 190V ac minimum to 270V ac 
maximum mains voltage (these being typical mains voltage specifications), it must be 
capable of handling these line voltages at the input to its input filter. 
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(ii) The converter must be insusceptible to mains brownouts, when the 
mains is lost for around 1.5 half-cycles. 
A typical withstand time is 28ms. During this time, the input smoothing 
capacitor voltage will fall to around 200V (any minimum voltage higher than this will 
require an overlarge input mains capacitor). 
Hence the dc input voltage range (after filtering) from which the 
converter must work will vary from 200V (due to this brownout) to 270*4 2= 380V (from 
(0). 
(iii) The converter semiconductor components must be sized to operate at the 
high input voltages required 
In this case the voltage which must be supported across the switching 
MOSFETs when off depends on the converter topology chosen. Clearly, a half-bridge in 
which the voltage across each bridge MOSFET cannot exceed the line voltage is a 
favourable choice. In contrast, any zero-voltage switching quasi-resonant converter is a 
poor choice since the voltage across the power switch always exceeds the input voltage 
by a considerable margin. Hence power MOSFETs which support well in excess of 500V 
would have to be used. Since high voltage MOSFETs exhibit higher on-resistances, this 
kind of topology may be immediately eliminated on the grounds of efficiency, as below: 
(iv) The efficiency of the converter must be high 
For the reasons outlined directly above, the ZVSQR converters demand 
excessively high MOSFET on-resistances and hence are not efficient at high power 
levels. Similarly, the ZCSQR converters exhibit significant power losses at high 
frequencies and voltages due to the 1/2CVf losses and their poor rms-to-output switch 
current ratio, described previously. 
The gap-resonant converters appear significantly more efficient than the 
conventional resonant converters due to the small difference between the current the 
switch must handle at a given time and the instantaneous output current when referred 
to the primary. The current carried by the MOSFETs in conventional resonant 
converters is a sinusoid or half-sinusoid whereas for the gap-resonant converter it 
appears to approach a square wave, although this is not strictly true as will be 
demonstrated in Chapter 3. 
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(v) The load of the converter should be allowed to fall to at least 10% 
of full load without loss of output voltage regulation and without a loss in resonant 
operation leading to very low efficiencies and/or local heating of components. 
This eliminates the series resonant converter from the choice of topology 
since it exhibits poor regulation at low-load, requiring a high-frequency range of 
operation and leading to various disadvantages, discussed previously. The parallel and 
series/parallel resonant converters are inefficient at low loads due to high circulating 
currents, and hence the conventional resonant converters may be considered generally 
unsuitable. The ZCSQR converters all have a minimum operating frequency determined 
by the minimum possible load on the converter, since the frequency of operation is 
proportional to load. Hence the converters minimum load must be limited if the 
minimum frequency of operation, for which the converter filter components are 
designed, is to be as high as possible. 
In contrast, the efficiency and load regulation of the gap-resonant 
converters, as well as their efficiency at no-load, has not been well documented, and 
merits further investigation. It is clear, however, that for the frequency-regulated gap- 
resonant converters, the maximum frequency occurs at minimum load. Hence the filter 
components and transformer, designed for the minimum frequency, can be optimised at 
the converters maximum load. 
(vi) EMC (Conducted ElectroMagnetic Interference) and RFI (Radio- 
Frequency Interference) requirements for mains-fed equipment must be met 
Many of the resonant converters discussed in the literature have been 
acclaimed for their potentially low levels of EMC and RFI emissions. While it is certain 
that zero-current switching or conventional resonant converters, which handle 
sinusoidal or half-sinusoidal current pulses, will exhibit lower RFI than PWM 
converters, which create square waves of current with fast edges, this must be put into 
context. A PWM converter operating at the same frequency as the resonant converter 
will certainly create more RFI; however, when comparing a classic PWM converter, 
operating at perhaps 50 or 100KHz, with a 1MHz ZCS or conventional resonant 
converter, the speed of the current edges will be of a similar order. However current 
peaks will be higher in the resonant converter, switching frequencies are higher, and 
there will be additional noise due to high currents in the gate-drive and power logic 
circuitry which could have a significant effect on the overall noise characteristics of the 
converter. Furthermore, if the converter is regulated by variable frequency control, it is 
difficult to optimise the input filters. All these effects minimise the claimed advantages 
of this type of resonant converter. 
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Zero-voltage switching converters such as the gap-resonant and ZVSQR 
converters exhibit slow rates of change of voltage with time; however again this is only 
relative to the frequency of operation. In addition the switching MOSFETs and 
rectifying diodes turn on and/or off at finite current levels, which, particularly due to the 
resulting introduction of voltage spikes on the rectifying diodes, can potentially be very 
damaging in terms of the EMC/RFI emitted. 
To summarise, the ZCS and conventional resonant converters in 
particular will improve converter EMC/RFI characteristics in comparison with a PWM 
converter running at the same frequency; however it is unlikely that the advantages of 
these converters can overcome their disadvantages in other areas sufficiently to merit 
their choice in preference to the gap-resonant converters. Hence it is unlikely that the 
final choice of converters will exhibit EMC and RFI characteristics any better than those 
of a PWM converter operating at a lower frequency. 
(vii) The converter must be reproducible in mass production 
Converter-to-converter tolerances in production, and their effect on 
operation, efficiency, and control loop stability play an important r6le in the feasibility of 
the converter for mass production. Here many resonant converters will have problems in 
that they rely on parasitic components not altogether predictable; these components 
include the drain-source capacitance of the MOSFET, which varies from device to 
device; the leakage inductance of the power transformer which will vary from 
transformer to transformer as the physical layout of the windings alter; and so on. 
Ideally it is therefore always more interesting to add to these components in the design 
than to rely on them alone something which is simple to do in practice for the 
MOSFET output capacitance, for example, by adding additional capacitance in parallel. 
However it must be borne in mind that in practice these extra components must not only 
carry the resonant current but also in many cases the load current. This in itself may 
pose problems, such as in the case of the addition of a resonant inductor to the leakage 
inductance of a power transformer, when this inductance must be sized to carry the 
current necessary. When this is the case the size of the component may easily approach 
that of the transformer itself, whereas on a laboratory breadboard model the leakage 
inductance may be sized by experimentation to provide the inductance necessary. 
Hence it is likely that the adaptation of a converter topology to mass 
production may introduce problems unless the correct choice of converter is made. 
Elements such as the power transformer must be carefully designed to try and improve 
predictability of parasitic components. Quasi-resonant and conventional resonant 
converters in which the leakage inductance of the power transformer is used as a 
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resonating element are likely to exhibit problems from one converter to another unless 
precautions are taken to add an additional discrete inductance in series. Gap-resonant 
converters also make use of the transformer leakage inductance, although this is in 
combination with the transformer magnetising inductance, and the magnetising 
inductance may be allowed to dominate as the resonant element if required. 
(viii) Other possible requirements for the converter may include: 
A fast transient response, (that is achieved in part by a high operating 
frequency and possibly the use of current-mode control or another high-speed control 
strategy); reasonable power factor current drawn from the mains (the interpretation of 
! reasonable really depends on the application market for the converter; however the 
power factor of the converter is becoming increasingly important in all mains-fed 
applications; other requirements such as output voltage ripple; output voltage noise; 
regulation of the main output voltage (with ageing and temperature effects) and 
precision of any other outputs; output overcurrent, input overvoltage and overcurrent 
and other protection requirements; and so on. These all play a r6le in the design of the 
converter to a greater or lesser extent depending on the application, but in general are 
requirements that are possible to satisfy independent of the converter topology, with the 
exception of applications requiring a high power factor. 
2.4.2. Preselection of the converter according to topology aspects 
At a topology level, it is possible to trade-off the various converters by considering 
a number of theirproperties outlined below. 
Table 2.1. summarises these salient properties, as well as several application 
aspects discussed in section 2.4.1. above. The meaning of items in the table are given 
below: - 
(i) Primary Circuit Diode Recovery 
If the recovery of the MOSFET body diode or a series blocking or 
antiparallel diode on the converter primary is associated with a parasitic or resonant 
inductance in circuit, large voltage spikes may result. These spikes may cause 
component voltage stress and generate noise in the circuit. In contrast, where the diode 
is soft-switched because it commutates by a slow reversal of current flow, as in the 
gap-resonant or conventional resonant converters, no such recovery problems are 
evident. 
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(ii) Rectifying diode reverse recovery 
Unless the rectifying diode forms part of a resonant circuit, ringing will 
occur during diode reverse recovery with resulting overvoltage and noise problems. 
Diode resonance may be introduced when the diode parasitic capacitance forms part of a 
primary resonant circuit, for example in a ZVSQR forward converter when the diode 
anode-cathode reverse voltage becomes sinusoidal and hence ringing is avoided. A 
second way of reducing reverse recovery ringing is when the current through the diode is 
forced to be a resonant half-sinusoid because series inductances on the secondary (such 
as the transformer secondary leakage inductance) take part in the primary resonant 
circuit. The diode is then soft-switched (see Chapter 5 section 5.5) . Hence the resonant 
rectifier circuits seen in Nitz et al., 1988. 
(iii) Switching Losses 
Depending on the nature of the resonant technique used, losses will be 
either eliminated (Zero-voltage switching); will involve the discharge of the MOSFET 
drain-source capacitance only (Zero-current switching); or will be turn-off losses only 
(conventional super-resonant switching). 
(iv) Drive Losses 
If the MOSFET is turned on or off at zero-voltage, such that the drain- 
gate capacitance is already substantially discharged or charged before switching occurs, 
the power required from the drive circuit to charge this capacitance will be significantly 
smaller than that required when switching at finite drain-source voltage. However, as 
will be demonstrated in section 5.2.2., the gate-source capacitance of the MOSFET, 
which also varies with drain-source voltage, will be large at zero drain-source voltage, 
detracting from this power reduction. 
(V) Parasitic Elements 
It is advantageous to use as many parasitic elements as possible in the 
natural operation of the circuit to restrict noise and overstress. On the other hand, each 
parasitic element must have well-defined tolerances for mass-production purposes, or 
else the converter must be relatively insensitive to a variation in the value of these 
components. 
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(vi) Number of MOSFETs necessary 
The minimum number of MOSFETs required to make the resonant 
converter function indicates the power level most appropriate for the converter topology, 
since gate losses and extra drive circuits will force the optimum converter power level up 
(the output power required of the specified converter in this thesis being 30OW nominal). 
The cost of additional MOSFETs must also be justified by a higher converter price or 
must be a necessity for technical (to reduce the required MOSFET voltage rating, for 
example) or efficiency reasons. In fact, for the power level considered here, and an off- 
line topology, two MOSFETs in a half-bridge are the most common configuration since 
this topology minimises the voltage across each MOSFET in the off-state while avoiding 
the use of four MOSFETs in a full-bridge configuration with their associated drive 
circuits which is in general an expensive implementation. 
The above considerations are summarised in Table 2.1. This table clearly 
shows the advantages of the gap-resonant converter, a choice which is confirmed by the 
applicability of such a converter to a commercial product, as discussed in section 2.4.1. 
2.5. Summary 
This chapter has presented a detailed review of resonant-mode power converter 
topologies. The majority of resonant converters in each of three categories, namely 
Conventional Resonant, Quasi-Resonant, and Gap Resonant Converters, have been 
discussed and their workings and relative advantages and disadvantages explained, in 
order to permit a greater comprehension of the large number of topologies available. 
Section 2.4, by consideration of commercial aspects related to the foreseen final product 
area, and by a summary of the different converter properties, shows that the gap- 
resonant converter is the most interesting proposition for further study. 
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This chapter presents a full investigation of the half-bridge gap-resonant converter. A 
theoretical analysis of this converter in the light of anticipated problems reveals a 
number of shortcomings in the converter operation. These shortcomings are 
mathematically quantified and a design curve allows a prediction of the converter's 
operating performance. Finally several modifications are considered which would 
enhance the converter's viability for commercial applications. 
1. Introduction 
A detailed reuiew of resonant-mode converters has led to the conclusion that a gap-resonant 
conuerter offers a number of significant aduantages, ouer other conuerter types for off-line 
commercial applications as shown in Chapter 2 (Wein berg et al., 1990a). 
Furthermore the half-bridge gap-resonant converter, as the simplest and most cost-effective 
implementation of the gap-resonant technique, may be selected as the most convenient 
vehicle for an analysis of this technique. 
This chapter examines the half-bridge gap-resonant conuerter in. more detail. Possible 
shortcomings in the converter operation are explored in detail. Examination of the 
operation of the conuerter reueals fundamental problems, and all analysis from which the 
problems may be quantified is deriued. Design curues based on the resulting equations leads 
to a prediction of the possible load range of the conuerter for a giuen design. 
Finally these results are discussed and applied to other gap-resonant topologies. Seueral 
modifications are considered which would enhance the conuerters uiability for commercial 
applications, and one conuerterproposed forfurther inuestigation. 
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3.2. Description of Operation 
Figure 3.1. shows the half-bridge gap-resonant converter (a) and its characteristic 
waveforms (b - d). 
The waveforms of Figure 3.1(b) assume that the resonance occurring during the gap time, 
during which both MOSFETs are off, is 'successful's that is that the voltage across each 
incoming MOSFET resonates down to zero during the gap time tg, so that turn-on of each 
MOSFET occurs at zero voltage as described in Chapter 2. Furthermore, it is assumed that 
the voltage across either MOSFET only just reaches the input line voltage (Figure 3.1(c)) 
rather than easily reaching it (Figure 3.1(d)). It will be shown later in this chapter that 
under certain conditions, the voltage does not reach the input line voltage and zero-voltage 
switching does not occur. 
The operation of the converter may be considered to occur in seven stages as described below. 
The exact order of these stages will alter for different modes of operation as described in 
section 3.4. The different stages are pictured in Figure 3.2. The direction of the different 
currents flowing is shown in each figure. 
The assumptions made in the analysis are as follows: 
(i) The two drain-source capacitances in parallel with the power 
MOSFETs are equal in value. This assumption sacrifices no accuracy but considerably 
eases the analysis. 
(ii) The ripple of the output inductor is negligible. In practice it is 
usually around 10 - 15% peak of the maximum current. Its effect is, however, too 
complex to be included in the analysis: the result is an error in the value calculated for t2 
(equation (3.13) and for the range of zero-voltage operation of the converter. However the 
error may be accommodated for, for the purposes of design, by assuming a variation of 
15% in the load current. 
(iii) The varying nature of the MOSFET drain-source capacitances is 
not taken into account as such in the analysis, which refers to fixed values of capacitor 
C, and C2. However, this error may be accommodated for by the concept of average 
capacitance, as will be explained in section 3.4. 
The ripple on the half-bridge supply line is negligible 
(V) Secondary stray capacitances are neglected. 
89 
Lik, Lt, 
Q2: 
(aY Stage 1 
Lft1 
12 
--> 
-m- '11, 
(b): Stage 2 
L,,, 
ýTz-", 
stage t. t3 or t4 At the end ofthi Z=ý') 
(c): Stage 3 
/ZVS 
Achieved 
No ZVS 
Lo, 
c 
C i2 I 
L 
(d), Stage 3(b) 
(a): Stage 4 
LIM L, 
-F-tr"TY. -Y-1-1-17, 
E12 
Llkl L, 
out 
12 
(10: Stage 4 continued 
(g): Stage 5 
(h): Stage 6 
Lý L, 
-b- -0 ct 
L,, ý It., 
L,,, Lf 
'-I 
D2 
90 
0 Stage I 00=; ýtj) 
This stage is shown in Fig. 3.2(a). Elements of the circuit that are 
conducting current are depicted in solid black, other elements in grey. 
During this interval, MOSFET Q2 is gated on, and the load current lout 
is flowing in secondary diode D2. This current is referred to the primary of the 
transformer as ni2, where n is the primary to secondary turns ratio transformer 
turns ratio, and this current flows in Q2 together with the transformer magnetising 
current imag. 
Hence: 
ic = imag + n(i2) = imag + nIout 
VC2 ý0 (3.2) 
Stage 2 (tj=; ý t2) 
This stage is shown in Fig. 3.2(b). 
At the beginning of this interval MOSFET Q2 turns off. The current previously 
flowing in this MOSFET is thus diverted into the body capacitances of both Q2 and 
Q1, together with any external (enhancing) capacitance added across these 
MOSFETs. The total drain-source capacitance across Q2 and Q1 may be designated 
C2 and C1 respectively. The voltage across Q2, VC2, begins to charge up towards the 
line voltage whilst the voltage across Q1, VCI, falls towards zero, by virtue of the 
direction of the current ic flowing. The magnetising inductance will see a changing 
voltage Vj- across it (see figure 3.1), so that the current im, g will have a resonant 
form, as shown. The voltage Vo seen at the output of the secondary rectifying diodes 
will fall towards zero. During this time the energy delivered to the output will also 
fall. When the voltage across MOSFET Q2 exceeds half of the line voltage, i. e. 1/2V,, 
the voltage Vo will be zero, and the diode D1 will begin to conduct. The characteristic 
equations of this interval are as follows: 
ic = imag + nIout (3.3) 
imag ý2 imag (0) +L1 
(Y, 
'- 
- %). dt 
(3.4) 
mag 
tl 
where Lmag is the magnetising inductance of the transformer. This gives: 
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d 2i msg _ -1 
dVC2 
(3.5) dt' - Lmag dt 
and VC2 
1 
Pi,. 
dt 
2C2 
tj 
giving 
dVC2 nIout + imag (3.6) 
dt ý -2C2 
Substituting (3.6) into (3.5) gives the differential equation: 
d 2i nI mag , mag ,- 
out 
dt2 «r 2L., gC2 2Lma9C2 -0 
(3.7) 
with the solution: 
imag -2 
(imag 
pk + nIout) cos co(t-t2) - nlout (3.8) 
I 
where and imag pk is the peak magnetising current, 
, 1211ýagC2 
which occurs at t= t2. It may be expressed in terms of imag (0) since at t=0, imag 
imag (0): 
(imag (0) + nIout) (3.9) 
Imag pk '- COSO)t2 - nIout 
i cos 
0)(t-t2) 
_ nlout mag = 
(imag 
(0) + nIout) c0sC0t2 
Equation (3.10) or (3.8), allows the calculation of the voltage across the 
capacitor C2, and hence, because VC2 = Vs/2 at t= t2, allows the calculation of the 
time t2. 
From equation (3.6): 
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t 
nIout + imag 
dVC2 
f 
2C2 
dt 
tj 
Cog Ot-t2) (imag 
(0) + nlout) 2C2 coscot2 . 
dt 
tj 
This yields: 
VC2 ý1-, ýimag (0) + nlout) 
(tanO)t2 
+ 
sino)(t-t2) 
20C2 
and: 
(3.11) 
(3.12) 
tan-' 
ys- 1 (3.13) 
2 t2 ý (o 2 (imag (0) + nIout) 
V L=g 
) 
A curve of o)t2 against the product denoted 
VS 
is plotted in 2ic (t, )Zmag 
figure 3.3, where 
iZalz 
(3.14) Zmag = 
4'2-C2g 
je (t1) ý (imag (0) + nIout) 
Stage 3 (t2=; ýt3), and Stage 4 (t2 or t3 =; ýt4) 
These two stages are shown in Figures 3.2(c-e). They are considered 
together because, as shown in Figures 3.1(c) and 3.1(d), they may occur in a different 
order depending on the success or not of the resonant interval. t4 is defined as the 
point at which the current ic passes through zero; t3 is defined as the point at which 
the voltage across the capacitor C2 reaches Vs. In figure 3.1(d), t3 occurs before t4; in 
figure 3.1(c) t4 occurs before VC2 reaches V. and hence there is no zero-voltage 
switching, and at the end of the gap-time the drive circuit will turn Q1 on with some 
switching losses; and in figure 3.1(b) they occur at the same time. 
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The two stages commence at t2, which will be considered as t=0 for the 
analysis below, when the diode D1 begins to conduct. At this point the capacitor 
current i. begins to fall as shown in Figure 3.1, and the current in diode D2, '2, falls 
while that in Diode D1 rises. The current in the two diodes must always add up to 
the output current lout. 
1,, t ý-- i2 + il (3.16) 
The voltage VO remains at zero. An increase in the length of this time 
will decrease the output voltage of the converter, as will be discussed in the next 
subsection. The interval (t2--*t5) during which the voltage Vo is zero is designated 
the 'diode cross-conduction time' 'td'(see Figure 3.1. ) since during this time, both 
diodes conduct. 
The current ic at time t2 may be derived from the equations presented 
above, as follows: 
ic (t2) ý imag pk + nIout 
and from equations (3.9) and (3.15): 
'mag pk ý-....... Dut c()SÜ)t2 
ic (tl) ic 42) ý COSO)t2 
From equation (3.13): 
(Ot2 = tan' 1 
(ys 
2- gl 
Giving: 
(3.17) 
C2 
aL I 
ic (t2) ` 'c (ti) + 2ic (stl) ag 
The analysis of this mode will be divided into the two cases pictured in 
figures 3.1(c) and (d) for clarity: 
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(a) "Unsuccessfur resonance - t4 occurs before VC2 reaches V. (figure 
3.1(c)) 
In this interval, the current iC is given by: 
ic ý ic 42) +1 
(y2s- 
- VC2). dt + n(i2 - il) 
(3.19) 
Lmag 
t2 
where: 
1 
V2.. dt ; '2 ý lout - il 
(3.20) 
Llk 2' 
t2 
'I = lout - 2i, and il (t2) ý 
so that: 
(3.21) 
s dt + cc M) + Lmag 
(y2, 
-, -VC2j 
t2 
nl 
2 V2*. dt out - Llk 2* 
t2 
However. 
ic 2C 
dVC2 
(3.22) 
2 dt 
-and, referring the leakage inductance to the transformer primary, 
Llk 10 ý 
Llk 
2 
2* (3.23) 
n 
and V2- =n 
VS 
- VC2 
(3.24) 
(T 
where V signifies primary and 2* signifies secondary. 
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These equations yield: 
2C 
dVC2 
-1s dt 2 -dt ý- Ic (t2) + Lmag 
(y2, 
-, ' VC2 
t2 
nIout+ .2 
2n 
na dt n Llk 10 
(21 
- VC2 
t2 
2C 
dVC2 
=+ nIout+ -LL 8 dt 9 -dt ic (t2) 
r 
(21" 
VC2 
t2 
where 
I- Llk 10 + 2Lmag (3.25) 
Lr - Llk loLmag 
and this yields the differential equation: 
2LrC 
d2 VC2 Vs 
+ VC2 ý0 (3.26) 2 -dO - -2 
with the solution: 
L (3.27) 
VC2 " ic (t2) 
L 
sin d(t-t2) + 
Vs . Nýj2 2 
that 
where OY and C2 
dVC2 
- 
Lc (t2-1 
at t= t2. ý2' dt 2 LrC2 
The capacitor voltage will reach a peak value of 
- 
KS- 
+i VC2 pk ý2c 42) 
(3.28) 
and this peak occurs at a time t4, when the current ic will be zero, so 
IC tVý 2d + t2 (3.29) 
where the current ic is given by- 
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ic =2 
dVC2 
C27 -dt 
ic = ic 42) COS 0'(t-t2) 
(3.30) 
When VC2 does not reach V., the switching losses will be minimised if 
Q1 is turned on at the peak VC2 voltage, that is at: 
al 
t4 tan-1 
e2 
+ 
ir 
2 ic -(tj) ag 2d 
Finally the equation for the secondary current il is given by: 
v 
n 2Llk 10 
n(-2§ - VC2)dt 
t2 
-n 
Lr 
sin dt -n-TI 
k10 
ic (t2) 
ý TLCr2 
t2 
giving 
(3.31) 
Lr 
ic (U) U-COS 0'(t-t2)) (3.32) nLIk 10 
(b) "Successful" resonance: t3: 5 t4 (figure 3.1(d)) 
If the value Of ic (U) is sufficiently large, the capacitor voltage will reach 
V, at a time t3 (from equation (3.27)): 
vr 4 21C 2ý- (3.33) 
Lr r 
t3 siwl --ä -L+ t2 2ic (t2) Lr 
After t3, the current iC flows in the body diode of the MOSFET Q1, and 
hence the voltage across the transformer is clamped to vs/2. The current remains in 
the body diode until ic passes through zero at a time which we will call W to 
differentiate it from the t4 of equation (3.29). 
It is interesting to know the time tdiode for which the current flows in the 
body diode, since this allows the calculation of the maximum gap-time after which 
the voltage VC2 falls to zero again. 
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At t3, from equation (3.30), 
ic 43) ` ic (t2) COS 043-t2) (3.34) 
From t3 to t4', the voltage across the transformer is V"/2, and i. is given 
by: 
die V, 
-+ 
vs 
_VS dt - 2Lm, g Llk 10 Lr 
so that 
(3.35) 
(W-t3) '-- tdiodeý 
Lri, (t3) Lric (t2)COS (0'(t3-t2) (3.36) 
VS VS 
The maximum gap-time, measured from t_-O at tl, before the current ic 
falls below zero, is hence given by: 
tg max ý t3 + tdiode 
and from equations (3.13), (3.33), and (3.36) 
1, V, (3.37a) 
tg max tan-l(-2-a -ic(lt-j)'aajjgc 
V 
ý2C2 
Lr - 
VS- 2C2 Lrie (t2)CIDS GÜý(t3-t2) 
+jsm 
c (t 
Tr- + 2i Lf 2ic (t2) Ir Vs 
and the minimum gap-time, at which VC2 just reaches V, is given by 
(3.37b) F"C2 
tg min tan- sin-' 
(y2s_ 
Tc_(_tj)ý\Fej, _j + cop 2ic 42) )1 L 
0 Stage 5 05 =; ýt6) 
This stage is shown in Fig. 3.2(g). 
This stage commences when the current in the diode D2, i2 falls to zero. 
This diode will then recover, producing a ringing overshoot on the voltage Vo. 
This interval is only of interest in the analysis because when i2A the 
diode cross-conduction time td is over. 
(a) If the resonance is "unsuccessfur, td may be found as follows. At t4, 
from equation (3.32): 
99 
il 44) ý-- 
Lr 
ic (t2) (1-COS OA4-t2)) (3.38) nLIk 10 
and, assuming the incoming MOSFET Q1 is turned on at t4 (a slight 
error will be involved if this is not the case), 
t5 - t4 ý-- 
2(lout - il (t4))nLIk 10 (3.39) 
VS 
so that td = 
2(lout - il (t4))nLIk 10 1+ 
VS 
I 
)S, 1(1_il(t4)nLIklIl) (3.40) 
W, %A Itic (t2) 
and t4 may be found from equation (3.29). 
(b) If the resonance is successful, t4 in the equation (3.39) may 
simply be replaced by t3, since the voltage across the transformer becomes v. /2 at t3. 
so that td = 
2(l, ut - il (t3))nLIk V+ 43-t2) 
VS 
(3.41) 
and t3 may be found from equation (3.33). 
Stage 6 (t6-*t7) 
This stage is shown in Fig. 3.2(h). 
At t6, the magnetising current, which has been decreasing in value since 
the reversal of the voltage across the transformer, passes through zero. 
At t7, the MOSFET Q1 is turned off and a similar procedure to stages tj 
tO t6 results. 
3.3. Possible Shortcomings of the Converter 
To aid understanding of the converter, it is useful at this point to examine the working of 
the half-bridge gap-resonant topology and attempt to predict the possible problems that 
the designer will find in applying this topology to commercial designs. 
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3.3.1. Variation of the cross-conduction time 
The diode cross-conduction time commences at t2, when the voltage across the 
incoming diode (D1 in Figure 3.1) becomes positive. The ensuing diode cross-conduction 
time will vary with load and line, as seen from equations (3.40,3.41) and hence the 
duty cycle of the secondary rectifier output voltage VO will also vary with line and load. 
The implications of this on the converter load range must be determined. 
3.3.2. 'Unsuccessful' Resonant Interval 
It is important to investigate under what conditions the capacitor voltage will 
not reach V, When this happens, the voltage across the incoming MOSFET will not 
reach zero, and hence when that MOSFET is driven on by the control circuit, switching 
losses will result and the efficiency of the converter will begin to fall. The ensuing losses 
will be both 1/2CV'f and 'linear' switching losses - however the J/ 2 CV2f losses will 
dominate, particularly at high line voltage, since the turn-on current ic will be close to 
zero, as shown in figure 3.1(c). 
In such conditions, the peak voltage across the outgoing switch will occur at Oyt = 
IT/2 from inspection of equation (3.27). As already indicated, then, it is favourable to turn 
on the MOSFET at this peak voltage to minimise losses. However, since the accuracy of 
the gap-time in the MOSFET drive circuitry is subject to variation due to circuit 
inaccuracies, it is desirable to know what the variation of the total 1/2CV2f losses of the 
two MOSFETs will be: 
p= Cf rq 
72k 
in 0(t-t2) 
ý 
24 s 
Vs L 
where C, = Cl ý C2; f= operating frequency. 
However, were this problem to occur only under low load conditions, the drop in 
efficiency of the converter may be unimportant. The majority of PWM converters are 
expected to have very high efficiencies only within a given load range, below which 
efficiencies tend to drop in any case. This is due to the fact that the output power is 
falling whilst the total switching losses in the converter fall at a much slower rate, 
therefore occupying an increasing percentage of the total input power to the converter. 
The size of the heatsink would be unaffected since the total losses in the converter would 
be falling with load, and therefore the converter size would also be unaffected. 
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Hence it is important to investigate the load and line range within which 
resonant operation is lost. It must firstly be observed that, from equation (3.28), the 
capacitor voltage will always reach vs/2 if : 
VS 
Zric (t2) 2 (3.42) 
Secondly, for successful resonance, it may be observed by inspection of figure 
3.1(d) that, if switching on of the incoming MOSFET takes place at G)V-t2)'ý 7/2 (which 
would be desirable to minimise losses when the capacitor voltage does not reach V. as 
explained above), the current i. will still be flowing in the body diode of the MOSFET, 
and hence zero-voltage switching is guaranteed. Therefore, the minimum time at which 
the capacitor voltage reaches V., given by equation (3.37a), and the maximum time for 
which the capacitor remains at this voltage, given by equation (3.37b), enclose the time 
OAt-t2) ý-- X/2* 
Therefore, a curve may be plotted of 0)'(tg max - t2) and 0)'(tg min - (ot2) against 
the product 
VS 
as shown in figure 3.4. The product Mt2 has been subtracted from 2ic (t2)Zr 
tg for simplicity: the resulting equations are: 
r vs 2C2 co'Lric (t2)cos d(t3-t2) 
oY(tg max - t2)= + sin-' 
a+ 
2ic U2ýýLr 
+ VS 
sin-' 
VS 
+ 
Zric (t2)CO8 643-t2) 
2ic (t2)Zr VS 
where Zr 
Cos OAt3-t2) is given from equation (3.33) as 
vs 
-C2 cos 
(sin" 
Tle 
(t2) 
(3.43) 
giving* 
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d(tg - t2) = sin-' 
v"+ 2ic t2 Zr) 
21 (3.44) 
max 2ic (t2)Zr V. 
W'(tg min - t2) ý, _, sin-' 
VS 
2ic (t2)Zr 
(3.45) 
These two curves are plotted in figure 3.4. At o)'tg = x/2 the two values of tg are 
equal. The area to the left of the two curves represents the area in which zero-voltage 
switching cannot be obtained. As expected, this occurs for values of 
2ic (t2)Zr 
< VS 
Resonance is also lost if the gap-time is too long so that the incoming MOSFET is not 
turned on within the time that the current ic is flowing in the MOSFET body diode. 
The losses occurring in non-resonance conditions is also plotted in figure 3.4. The 
ideal time to turn on the incoming MOSFET, equal to t2 + 1/2,, " will not be achieved due 
to inaccuracies in the control circuit and the fact that t2 varies as demonstrated in figure 
3.3. In this figure, 
vs 
- 
Vs 
2ic (t2)Zmag 2ic (t2)Zr 
ýEg 
Since losses are significant when 
2ic (t2)Zr is less than 1, the . variation of t2 is VS 
most interesting in the area where the product - 
VS 
is greater than 2ic (U)Zmag 
41M: 
- 
However, this value is generally small because the magnetising inductance Lmag is 
significantly larger than Lr, and therefore the region of interest of figure 3.3 remains at 
Vs 
-<1 for most applications. Here the figure shows that t2 will vary 2ic (U)Zmag 
2ic (t2)Zr but that its value will remain small and approximately significantly with VS I 
equal to - 
Va 
In order to take into account all variations on the gap-time, 2ic (t2)Zr 
it could be assumed that the value of tg in practice varies by ± 10% around the ideal 
value of t2 + Ir/2.,. Hence the figure plots a curve for the 1/2CV2f losses given in the above 
equation, at t2 + X/2(o'± 10% (the two values of t2 lead to the same loss since they are 
symmetric about Ir/2. ). These losses are normalised with respect to the product CfV, 2. 
The difference in losses at 11/2d and at 11/2, ± 10% is so small that only one curve is given. 
The additional 'linear' losses occurring are not plotted; the loss may be 
approximated as: 
p sinco't 
(3.46) 
Vs N 2C 
1ý 
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where ton is the switching time. However, since ic is close to zero at the turn-on 
time, the linear losses are not expected to be significant. 
3.4. Half-Bridge gap-resonant converter Criteria 
In order to design the gap-resonant converter, it is necessary to know the criteria by which 
the resonant components are chosen. The key to obtaining the ZVS operation over the 
widest possible range of line and load lies in the maximising of the factor 
2ic (t2)Zr 
, as V, 
shown in figure 3.4. The relevant components in this case are the leakage inductance Llk 
1*, the magnetising inductance which adds additional current at t2, and the resonating 
capacitors C1, C2. The constraining factors are the efficiency, which requires that the 
magnetising inductance remain large compared to the leakage inductance to reduce 
magnetising current, and the diode cross-conduction time td, which introduces an 'off-time' 
in the output voltage of the transformer, VO, and hence when large will also increase rms 
losses. 
3.4.1. Calculation of Diode cross-conduction time 
Since this time td introduces an 'off-time' in the output voltage VO, the condition 
of interest in the design is at maximum load, when the efficiency must be highest and 
zero-voltage switching occurs. Hence, td may be calculated for successful resonance 
conditions, that is equation (3.41) applies, which is essentiallr. 
2(lout - il (t3)) nLIk 10 tO'td ý 0)'(t3-t2) +v 
s 4iLrC2 
by substitution for il (t3) and t3 from equations (3.32), (3.33) this 
becomes 
nI, utLIk V' 0 td ýsIllý x +' -+ 
(3.47) 
ic (t2) Lrx x 
where: 
VS 
2ic (t2)Zr 
To allow a simplified calculation Of td, the following assumptions are 
made 
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nIout -ý ic (t2) (3.48) 
Llk 10 = 2Lr (3.49) 
Naturally both these estimations are true only if the magnetising inductance is 
significantly larger than the leakage inductance and also that the magnetising current is 
very small. However they do allow a significant simplification of the equation for td, the 
value of which need not be calculated with great accuracy for the purposes of the design. 
With these assumptions: 
O'td ýSillýlx + 
4; 
xi- 
1 
x 
(3.50) 
This equation allows the choice of Lr and C2 to be made according to the 
constraints imposed by the diode cross-conduction time. Since C2 is fixed, in general, by 
the MOSFETs used (C2 should in general be minimised by the appropriate choice of 
MOSFETs wherever possible), Lr and hence Llk 10 may be chosen. The equation is 
plotted in figure 3.5. 
3.4.2. Estimation of the drain-source capacitance of a MOSEET 
This is the value of the output capacitance of one MOSFET, which may be 
enhanced with the addition of external resonant capacitances. The MOSFET drain-gate, 
gate-source, and drain-source capacitances do not have a constant value, but vary with 
drain-source voltage VDS, having a characteristic curve in which each capacitance 
increases as the applied drain-source voltage falls (Weinberg et al., 1989c). 
The value of MOSFET capacitance typically specified in data sheets and the 
literature is the value measured by the manufacturer using a capacitance bridge under 
certain set conditions of gate voltage, and operating frequency and typically at a 
MOSFET drain-source voltage VDS of 25 Volts (Taylor, 1989). In the past, the variation 
in value Of Cds has often been ignored for the purposes of simplicity for simulation and 
analysis, and this data sheet value has been used in its place as an 'average' value. 
Recently, the problem of a varying gate-source capacitance value has been solved by the 
inclusion of a gate charge figure in most manufacturer's data, which effectively averages 
the value of the capacitance over a switching cycle. Such a figure is unavailable for the 
output capacitance, however. 
Three capacitance models which together lead to a solution to this problem are 
described below. 
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3.4.2. a PSPICE2 Model 
The problem has been solved, in the PSPICE2 simulation package. Here 
the varying capacitance is accounted for with three separate equations, one being a 
simple capacitor plate equation, where the 'plates' are considered to be the two junctions 
of the pn depletion layer of the MOSFET during reverse bias operation. The separation 
of these two plates will vary with reverse voltage and account approximately for the 
characteristic curves mentioned above. 
The second equation uses a number of different methods to account for 
extra capacitance introduced by an uneven distribution of charge in the MOSFET during 
its off-time, and a further equation allows for additional non-varying capacitance 
between the gate and any other terminal, effecting the input capacitance of the 
MOSFET, which as a result is likely to have little effect on the analysis presented here 
except during MOSFET switching times (Tuinenega 1988). 
3.4.2. b Jovanovic and Lee Average Capacitance Model 
The plate equation has since formed the basis of an equation used 
recently in the literature (Jovanovtc et al., 1989c), in which the value Of Cds is assumed 
to be constant by averaging its value over a complete cycle in drain-source voltage from 
zero to a voltage VDS: 
Cds'ý 
Cv, o 
dVDS (3.51) Vs- Jo 4VDS/Vmeas 
Giving: 
2Cmeas vs (3.52) Cds z-- VS 
[(V. 
eas -VDS)0*5 
10 
or., 
(Vmea 
i Cds -"), Cmeas vs 
a (3.53) 
This equation has been adopted for use in the analysis, in which for each 
value of drain-source voltage used, the corresponding value Of Cds is calculated. In order 
to verify the equation the author has plotted a series of calculated average capacitance 
values for a switching cycle from zero to 25 and 400 volts against the voltage Ymeas 
(figure 3.6(a)). To obtain these curves, manufacturer's data values for the typical 
capacitance Cmeas at a given voltage Ymeas were inserted into the equation above, and 
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VDS set at 25V and then 40OV. All data used refers to an International Rectifier 
IRF450 equivalent. 
For a completely accurate model, the obtained value for Cds would be the 
same irrespective of voltage. This is not the case: however, it can be seen the use of 
values Of Cmeas measured at Vmeas exceeding 20V give a credible result to equation 
(3.53). 
3.4.2. c Strauss actual capacitance model 
A second method of MOSFET capacitance simulation (Strauss, 1990) 
using three input data values from characteristic MOSFET capacitance curves, leads to 
an accurate simulation of the actual value of capacitance at a given value of VDS. This 
leads to an accurate reproduction of the characteristic curves, which may then be used to 
generate the average capacitance using the Jovanovic method. This simulation method is 
based on a formula uncovered by a least-squares analysis of characteristic MOSFET 
capacitance curves. These characteristic curves show a breakpoint at low voltage which 
is used to supply the parameters C1, V1. A second data point C3, V3 (following the 
notation in the reference) is also taken at any point on the characteristic curve, and the 
maximum capacitance Cmax is also read from the curves. Then: 
Cds -ý -(, 
Co 
(3.54) 
-V/(P)M 
yields the curve of figure 3.6(b), where: 
Co = Clb' (3.55) 
.. 2 
Cmax_, ] (3.56) 
1 
Cl 
- 
Y3 (3.57) 
b 
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The resulting model (simulation 2 in fig. 3.6(b)) compares favourably with 
the manufacturer's data sheet (Cdata) as can be seen in figure 3.6(b) . This figure also 
plots the curve obtained by reversing the Jovanovic method to obtain a series of values 
for the MOSFET capacitance at a given voltage (simulation 1) from a calculated value of 
average capacitance at a particular voltage. It is clear that the Strauss model is more 
accurate at lower voltages (figure 3.6(c)). 
The Strauss model is most likely to be used to generate the data 
necessary for a more accurate integration of capacitance over voltage than the Jovanovic 
model can provide, when accuracy requirements are high. For the purposes of simplicity 
in this simulation, the Jovanovic model is used together with manufacturer's data curves 
to obtain the required average capacitance values. 
3.5. Other gap-resonant topologies 
The half-bridge topology considered here shows significant disadvantages over 
other gap-resonant converters available in the literature. Additionally no real regulation 
mechanism has been considered in the analysis: some of the following converters provide 
regulation methods, at the cost of additional complexity. The effect of the changes in 
topology on the operation of the gap-resonance is described qualitatively below. The 
reader is referred to the appropriate literature for a more detailed description of the 
functioning of these converters. 
3.5.1 a. Fixed-Frequency Zero-Current Zero-Voltage Converters 
These double-ended gap-resonant converters (Mucko, et al. ) make use of 
a sinusoidal current to produce zero-current switching of the power MOSFETs (Chapter 
2, figure 2.13). In addition, gap-resonance occurs during a separate gap-time leading to 
zero-voltage switching. All have a capacitive output filter which forms part of the series 
resonant circuit. As a result of the 'fixed' length of the resonant sinusoid of current, and 
that of the gap-resonant interval, the converter cannot be regulated, and will serve only 
as a high-efficiency DC-DC transformer. Due to the capacitive output filter, there is no 
diode cross-conduction and none of the problems described above are apparent. However 
the converter sees large sinusoidal currents characteristic of zero-current switching, and 
the size and length of the resonant sinusoid will tend to be load dependant, giving 
problems at low loads where efficiencies will drop substantially. The current-fed series 
gap-resonant converter (Weinberg et al., 1989a) removes this load dependence problem 
by using a large input filter inductor to isolate the resonant circuit from the input voltage 
source. Finally a smaller magnetising inductance is required than for the half-bridge 
frequency-regulated gap-resonant converter purely because only the magnetising current 
114 
is used to charge/discharge the MOSFET capacitances during the gap-time. However, no 
regulation method is provided; hence the application area for the topology on its own is 
small. 
3.5.1. b Variable-Frequency Multi-resonant Converter 
Whilst there are several kinds of converter known as 'multi-resonant' 
converters, this converter (Jovanovic et al.. 1989b) uses a frequency-regulated double- 
ended circuit in which the capacitances of the secondary rectifying diodes are enhanced to 
facilitate a resonance between the transformer leakage inductance and the outgoing 
diode's capacitance, in addition to resonance during the gap-resonant interval. In two of 
the four modes of operation of the converter, cross-conduction does not occur, and the 
duty cycle 'off time' is obtained during the time in which current circulates in the 
enhancing resonant capacitance of the output diodes. This circulation of current only 
occurs at light loads, when the current in these capacitances exceeds the output current 
in the output filter inductor. This type of operation is favourable because during these 
modes of operation the load current referred to the primary is always in the correct 
direction for zero-voltage switching to occur. This advantage is gained at the price of 
large circulating currents in the secondary of the converter, which increase with MOSFET 
drain-source capacitance. 
Note that a large value of Llk is required for this converter, which will 
restrict the maximum duty cycle of the converter as described in sub-section 3.4.1 above. 
Finally the output capacitance of the MOSFETs used severely affects the required 
resonant secondary current in this topology, so that high currents will give lower 
efficiencies for designs at high power levels. 
3.5.1. c. Fixed-Frequency Phase-shifted Converter 
This converter (Chapter 2, figure 2.11) will suffer from similar problems 
during the gap-resonant interval as those described in the previous section (figure 3.7). 
However, the gap-resonant interval is now divided into two halves separated by an 'off- 
time' interval during which the voltage across the transformer is zero, and hence output 
current circulates in the two rectifying diodes. 
As can be seen in the figure, during the gap-resonance of arm A of the 
full-bridge, diode D1 carries current which will remain equal to the output current until 
the primary voltage falls to zero. Hence the primary current iref will remain at 10 
throughout the interval tl---"t2, and the gap-resonance of arm A is guaranteed. During 
the intervening off-time, t2--*t3, the magnetising current in the primary gradually falls 
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towards zero, whilst the current in the two rectifying diodes will equalise, so that, 
referred to the primary, the secondary current becomes zero. After a given off-time, Arm 
B will begin to commutate at t4 and the current on D2 will build up from half- to full 
load, whilst that in DI falls to zero. During this time the current iref will always oppose 
the magnetising current and hence resonance will tend to be unsuccessful, especially at 
low input voltages, when iref rapidly builds up to exceed im. Also, in this converter the 
capacitor voltage must be charged through the complete line voltage during the 
commutation of Arm B, whereas in the half-bridge gap-resonant converter the capacitors 
are always guaranteed to be charged through Vs/2 by the load current referred to the 
primary, and therefore 1/ 2 CV2f losses will be larger in this topology. Finally it is worth 
noting that the total switching losses for all four MOSFETs will be more significant, if 
resonance is unsuccessful, than in the half-bridge gap-resonant converter. 
A large number of topologies have recently been developed based on the 
fixed-frequency phase-shifting technique (Mweene et al., 1989, Redl et al., 1990, Hamada 
et al., 1989, Patterson et al., 1987) and using external circuitry to aid the circuit 
operation. However these generally lead to additional losses in efficiency or complications 
in control. 
3.6. Sununary 
In this chapter, fundamental limitations on the operating range of the gap-resonant 
converters have been identified by analysis. It has been shown that the gap-resonant 
interval is heavily dependant on the size of the resonant capacitances, the transformer 
secondary leakage inductances, and the load and line conditions. Possible improvements 
that may be considered to obtain a gap-resonant converter with a wide load range 
include: 
0 Use a phase-shifted or multi-resonant converter with: 
D Maximised LIU; 
(ii) Small resonant capacitors; 
(iii) NEnimised operating frequency; 
(iv) Minimised Lmag; 
(vi) Controlled mag amp or secondary switch to effectively increase Llk at 
low loads only; 
(vii) Increased magnetising current at low loads, using magnetics and/or 
semiconductor switches. 
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All the above lead to an improved range of ZVS operation by minimising 
the effect of the secondary current when referred to the primary, which otherwise opposes 
the resonant charging of the drain-source capacitance of the MOSFETs, as explained 
above. 
0 Pre- or Post Regulated Fixed-Frequency Converter 
The use of a pre-regulated converter has a number of advantages over 
the suggestions above, including: 
i) Fixed-frequency of operation allows optimised drive circuitry, reactive 
component, and noise filter design - compared to the variable frequency gap-resonant 
converters. This is particularly important in the commercial converter market. 
ii) The use of pre- or post-regulation allows standard, easy to develop, and well- 
established PWM designs to be used in the pre-regulator stage. Hence commercial 
development times and cost may be cut. Existing established control IC's may rapidly be 
used to implement current-mode control leading to stable circuit designs. Multiple 
outputs are easily accommodated. 
iii) The efficiency of a simple pre- or post-regulator may be very high, if carefully 
designed. 
iv) The gap-resonant technique may be used in a simple fixed-frequency DC-DC 
transformer half-bridge implementation in which resonance is guaranteed over a wide 
load range and hence high efficiency and successful resonance is maintained for 
commercially competitive load ranges. 
Modifications to the basic half-bridge gap-resonant topology are discussed in 
Chapter 4. 
This chapter presents a proposal for the use ofa pre-regulating converter to supply a 
regulated line voltage to an uncontrolled half-bridge gap-resonant converter. The 
advantages of such a pre-regulator are discussed and a circuit topology and control 
techniques chosen. 
4.1 Introduction 
An investigation into the frequency-regulated half-bridge gap-resonant converter has 
revealed that it has a number of shortcomings which will restrict the commercial 
implementation of such a topology (Chapter 3, Weinberg et al 1990a). These shortcomings 
amount primarily to a significant reduction in the load range through which the converter 
may operate without large reductions in efficiency, mainly in the switching devices. 
These problems may most readily be solved by disposing of the regulating requirements of 
the half-bridge gap resonant converter and operating it at fixed frequency. In this way the 
converter behaves as a high-frequency DC-DC transformer. providing high-frequency ac 
which is isolated from the mains-derived line voltage through a small high-frequency 
transformer, and subsequently rectified to DC. Then an additional 'regulating" converter 
may be used to regulate the converter output. The advantages and disadvantages of such a 
fixed-frequency scheme are discussed in section 4.2. From the various methods for separately 
regulating the converter, -the buck pre-regulator is selected in section 4.3. Such a topology 
may be used with a number of control techniques, some of which are considered in section 
4.4. 
4.2. Fixed Frequency Operation of the Gap-Resonant Half-Bridge 
Converter' 
4-2.1. Associated Advantages of Fixed-Frequency Operation 
If the regulating converter is chosen well, several advantages are apparent in 
fixed-frequency operation in addition to the wide load regulation obtained due to the 
separate regulator (see chapter 3). These advantages are inherent in any fixed frequency 
power converter, and may include the following: 
4.2.1. a Use of PWM control ICs 
This allows the simplification of any control circuit design procedure for 
the converter. The use of ICs with on-board 'housekeeping' circuitry would provide: 
0 start-up circuitry allowing the startup of the converter directly 
from the mains; 
0 under- and overvoltage protection for the control circuit, which not 
only shuts down under fault conditions such as a short on the IC output or drive 
circuit, or an overvoltage on the regulated converter output, but also prevents 
damaging under- or overvoltages on to the gate of the power MOSFETs; 
0 feedback control circuitry usually including a built-in silicon 
reference with a low tolerance (usually 1%) and wide bandwidth op amps; 
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0 shutdown/overcurrent pins for additional protection circuitry; 
0 internal oscillator, which would allow accurate frequency 119 
synchronisation between the regulator and the main converter. 
Whilst control ICs are also available for variable-frequency converters, 
these have yet to reach the standard of usefulness of PWM control ICs, usually being 
limited by their frequency range. For the same minimum frequency, of 1MHz, the half- 
bridge gap-resonant converter will operate at a maximum frequency in excess of 4MHz at 
10% load. No resonant-mode control IC is yet commercially available at this frequency. 
Standard PWM high-frequency integrated control chips which operate up 
to 1MHz at fixed frequency are readily available and inexpensive, and their use will 
result in a much smaller control circuit than if a discrete design was necessary. 
4.2.1(b) Minimum Frequency = Maximum Frequency 
Operation at a constant frequency has many advantages for the 
converter. Magnetic copper losses will tend to increase with frequency, and therefore the 
converter magnetics will be smaller for a fixed-frequency converter with the same 
minimum operating frequency. Similarly, drive circuits will not need to be as powerful as 
necessary for the upper frequencies of operation, and converter layout and filtering 
capacitor quality will be less critical. Control logic will not need to be as enhanced for 
high speed and low propagation delays, and those devices in circuit exhibiting switching 
losses, such as the rectifying diodes, will be less lossy and hence require smaller 
heatsinks. These and other aspects of high-frequency techniques are discussed in detail 
in chapter 5. 
4.2.1(c) Easier filtering of conducted and radiated noise 
The amplitude of noise generated in a variable frequency converter may 
alter significantly with frequency of operation, as factors such as the speed of switching 
edges, the energy generated in switching and diode recovery loss, and the noise 
generated in the control circuit, vary according to operating conditions. Hence a filter 
sized for the lowest frequency of operation may not be correctly designed for removal of 
the slightly different noise, of similar amplitude, generated at higher frequencies. It is 
much more difficult to avoid, for example, self-resonance in a filter capacitor or winding 
losses in the filter inductor over a variable switching frequency range. 
4.2. I(d) Good cross-regulation between multiple outputs may be obtained 
Compared to the variable frequency gap-resonant converter, the cross- 
regulation between different outputs in a multiple output converter for a fixed-frequency 
converter will be improved over that of a frequency-regulated converter. This is because 
variable-frequency converters will operate at higher maximum frequencies for the same 
minimum frequency. The diode cross-conduction time, which varies with leakage 
inductance, load, line, and output voltage, can take up a significant portion of the duty- 
cycle off-time of the main converter rectified output at high frequencies. Because the 
leakage inductance then dominates the effective duty cycle of the rectified voltage on the 120 
main converter output, significant variations between outputs will be seen as this off- 
time alters with the different leakage inductances from one winding to another. 
4.2.1(e) Predictable transfer function performance 
Variable-frequency converters exhibit transfer functions which tend to 
vary significantly with operating frequency, this variation being attributable mainly to 
changes in reactance of power circuit components such as filtering inductors and 
capacitors as the frequency changes. Other components such as solid-state elements in 
the control, drive, and logic circuits, also have variable gains and variable in-circuit 
delays which appear as variable phase or gain characteristics with frequency. Finally 
magnetic core permeability; conducting track and core a. c. winding resistance; magnetic 
core, capacitor and solid-state component switching losses all vary with operating 
frequency. These effects themselves are discussed in detail in chapter 5. In contrast the 
transfer function of a fixed-frequency converter will vary only slightly with load and line 
voltages, variations which are also there in variable-frequency converters. 
This variation in transfer function tends to lead to over-compensation of 
the converter, so that the converter cut-off frequency is artificially lowered, hence 
penalising the converter's transient response. 
4.3. Choice of Output Voltage Regulator 
Whilst the use of a separate regulator with the half-bridge gap-resonant converter has 
distinct advantages as concerns the improved load range available from the converter, as 
outlined in Chapter 3, this regulating converter must be carefully implemented so as not to 
compromise any advantages gained in the use of high-frequency resonant switching in the 
main converter. (The 'main' converter referred to here and elsewhere is the open-loop 
controlled half-bridge gap-resonant converter operated at fixed frequency. ) Most 
importantly, a bad choice of regulating converter may seriously affect efficiency and volume 
of the complete unit, thus nullifying the advantages of the high-frequency converter. 
The use of a regulator within the complete converter unit implies that the output voltage of 
the unit be regulated with an additional converter placed either before (preregulation) or 
after (postregulation). 
Ifpre-regulation is used, this allows the line voltage from which the main converter is run to 
be set at a specified voltage, and this may have advantages in terms of component ratings 
or input power factor. Ifpost-regulation is adopted, then the main converter will not see any 
difference in line voltage compared to the variable frequency gap-resonant half-bridge 
topology; however the post-regulator will operate at lower line voltage which may bring 
advantages (such as lower on-resistance MOSFETs if a switching post-regulator is 
employed). Both possibilities are considered below. 
There are a number of techniques available with which to post-regulate a converter 
all of which are most commonly used in the post-regulation of a multiple output converter 
to overcome cross-regulation problems between these outputs. These techniques fall into two 
basic categories: ac-input post-regulators or dc-input post-regulators. AC input regulators 
sit between the power transformer and the rectifiers of the main converter. hence they 
operate at the same switching frequency as the main converter. DC regulators operate 
between the rectifiers of the main converter and the output: they are essentially DC-DC 
converters. 
4.3.1(a) AC Input Post-regulators-Mag-Amps 
A. C input post-regulators are based around many different switching and 
linear devices; however of these, magnetic amplifiers (mag-amps) are by far the most 
popular implementation (Mullett, 1986a and 1986b). Only mag-amp post-regulators will 
be considered here. 
(i). Principle of operation 
A typical mag-amp regulated converter output is shown in figure 
121 
4.1(a). The mag-amp behaves as a high-efficiency switching device controlled by a 
small core reset current from the regulation control circuitry. When the magnetic 122 
core is unsaturated, the mag-amp behaves as a high impedance inductor to the 
ac input, hence blocking the complete applied voltage Vsec (fig. 4.1(b)). After a 
given time T1, the mag amp will saturate and behave as a low value inductor, 
allowing the voltage Vsec to appear across the output filter. When the 
transformer primary voltage reverses, a reset current flows through diode D4 and 
the core is brought out of saturation during T3. The current Ireset flowing into 
the mag-amp determines the control voltage Vcontrol which appears on the 
control diode D4 or D5 and hence determines the blocking time T1 as follows: 
Hresetle 
Ireset -- N (4.1) 
where le is the effective magnetic length of the core, N is the number 
of turns, and Hreset is the reset magnetic field. Then since B=gogH and 
V=4BsatA, N/t: 
gogrIresetNX2&N (4.2) Vsee-Vcontrol ý- le T3 
where pr = core permeability at reset current, Ae = effective core cross- 
sectional area, and t= time for which the core sees an applied voltage V. Hence 
Kgrlreset (4.3) Vsee-Vcontrol ý T3 
where K is a constant equal to 
2gON 2 
le 
Under steady state conditions, volt-second balance must hold for the 
positive and negative cycles of magnetic field on the mag amp core, that is 
Vsecýýrlý(Vsec-Vcontrol)xT3 (4.4) 
T4 
Vma 
Lf 
_JYM- 
A1 
10 
Vse c 
wJD4 
3 out 
ntrol 
5 5 DD 
Veontrol 
D 52W VO 
ryYN Li ID 
magamp ri OR 
Reset 
Current A- 
Control op-amp 
Fig 4.1(a) Magg Amp Circuit 
V. Qpd- 
vo 
t 
Vma 
ontrol-Vie-c- -- 1 0- 
Fig, 4.1(b) Mag Amp Voltagge 
waveforms 
Blocking 
Period 
Vsec 
Cf 
f/b 
VO 
T2 
Tl Ima 
AL I: e- 
I 
out 
let- 
through 
II: 
AL 
B 
Bsat.. 
--- LH 
Fig 4.1(c) Mag Amp current 
and volta-ae waveforms 
123 
and hence the reset current Ireset determines the delay TI on the 124 
leading edge of the voltage Vsc: 
Tl = 
KgrIreset 
Vsec 
(4.5) 
The reset current is independent of the load current it is controlling, 
and depends only on the characteristics of the core and the volt-second withstand 
it must generate on the mag-amp. 
It may be seen that the use of a mag-amp effectively delays the 
leading edge of the ac signal to increase the duty-cycle off-time of the voltage vo. 
During blocking the mag-amp prevents any load current from flowing in the 
incoming secondary rectifying diode at all, apart from a small magnetising 
current or'let-through currenedue to the voltage across the mag amp and the 
finite blocking inductance of the mag amp. Hence it is necessary to provide a 
freewheeling diode D1 to supply a path for the output filter inductor current lout. 
(ii). Mag amp core material requirements for high frequency operation 
Figure 4.2 shows a typical B-H curve for a mag amp core. 
Requirements for high frequency converter output regulation would include: 
In order to operate as required, the core must be capable of 
withstanding a significant DC bias current before saturation; that is it must 
have a high saturation flux density, Bsat in the figure. In addition, a high 
saturation flux density reduces the required number of turns on the core and 
hence it's required size and manufacturing cost. 
0 In order to obtain the largest possible duty cycle of the mag-amp, 
the minimum blocking time (i. e. the blocking time of the mag amp for zero reset 
current) must be made as small as possible. Referring to the figure, B, at is the 
saturated flux density and Br is the residual flux density, i. e. the flux density at 
zero field (Snelling 1988, Tedder 1988). For zero reset current, the core flux 
density will fall to Br during the interval T3. In order to go from the 'off or non- 
saturated state to the 'on' or saturated state when a positive voltage is 
reapplied, the flux density must traverse from Br to Bsat in as short a time as 
possible. This requires a change in forward current from zero to a value Isat- 
Isat ý: ý 
[Bsat(l-Br/Bsat) 
-le 1- 
Br (4.6) 
L 909 
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-where the permeability g is assumed to remain approximately 126 
constant as the flux density varies between Br and Bsat- 
The ratio Br/Bsat is known as the squareness ratio of the core and 
indicates the amount of current necessary to saturate the mag amp. Hence the 
time delay associated with the build-up of this current in the core is a function of 
the squareness ratio, the inductance of the core between Br and B,,, t, and the 
voltage supported by the mag amp. 
0 The core material must also have as low a saturated 
permeability as Possible. Referring to figure 4.2, the saturated permeability is 
given by the gradient of the curve at Bsat. Following saturation of the mag amp 
core, the current that begins to transfer from the freewheeling diode to the 
incoming secondary rectifying diode will see the saturated inductance of the core. 
Hence vo will remain at zero until the current in the mag amp reaches Iout and 
the freewheeling diode recovers. This corresponds to an additional blocking time 
proportional to saturated inductance, load current, and applied secondary 
voltage Vsec. This effect is similar to the duty cycle off-time generated by the 
cross-conduction of the secondary rectifying diodes described in section 3.2. Figure 
4.1(c) shows the practical turn-on waveforms for a mag amp with zero reset 
current, neglecting diode recovery current. 
0 The core material must exhibit reasonably low losses at the 
frequency of operation. Since the cores are operated with a large swing of flux 
density in each switching cycle, in fact from positive to negative Bsat in the worst 
case, more is required of the core material than that of a transformer or inductor, 
which do not see such large flux swings. However, the materials used tend to be 
lossier than the ferrites used for transformers and inductors, since the emphasis 
during manufacturing is placed on the squareness ratio and saturation 
permeability. This leads to higher values of loss per unit volume for the core 
material. The saving grace tends to be the small volume of the mag amp core 
which reduces the losses in real terms. The core losses are examined below and 
found to be an important factor at high frequencies. 
As a result of these requirements, Manganese-Zinc and Nickel-Zinc 
(see Chapter 5) ferrite cores, which are typically used for power inductors and 
transformers, are generally unsuitable for these applications, due to their low 
squareness ratio (0.3-0.5) and low saturating flux density (300-35OmT). In the 
past the cores generally used have tended to be tape wound metal alloy, usually 
a 'permalloy' Nickel-Iron combination. These cores have a high saturation flux 
density (typically greater than 650mT) and a fairly high squareness ratio 
(typically around 0.8). More recently 'square-loop ferrites' and cobalt-based 
amorphous alloy cores have been developed with the required characteristics. 127 
These cores tend to exhibit a Bsat of between 300mT (ferrites), and 5OOmT 
(amorphous alloys), a high loop squareness ratio, usually greater than 0.88, and 
low core losses in comparison with permalloy cores, particularly at high 
frequencies. Of all these cores, square-loop ferrite tends to be the cheapest to 
manufacture. Table 4.1 shows typical Magnetics, Metglas and Philips core 
materials which underline the differences in the core characteristics. Figures for 
the saturation permeability of the core are approximated from the static 
(approaching D. C. ) B-H loops of the material. 
Application of mag-amps to post-regulation of the gap- resonant half- 
bridge. 
Figure 4.3 shows a mag amp regulated secondary circuit. It may be 
seen that with a mag amp in circuit, two effects will result: 
& 1. Transfer of current from one diode to the other occurs in 
two parts: firstly, prior to the delay introduced by the mag-amp itself, when 
current transfers from the rectifying to the freewheeling diode; and secondly, 
when current transfers from the freewheeling diode to the incoming rectifying 
diode after saturation of the incoming mag amp (see Figure 4.3). 
For a well-designed mag amp there will be almost no delay at low line 
and maximum load, where the mag amp will be working at nearly 100% duty 
cycle. However, over the majority of the load and line voltage range, the mag amp 
duty cycle will fall below 100%, and gap-resonance will occur in the main 
converter during the blocking time of the incoming mag amp, when the referred 
current iref falls to zero but does not go negative. In this case the current in the 
main converter resonant capacitors will be positive during the resonant interval. 
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1/2mil square Amorphous Square-loop Units / Measuri T2' 9 Core type 
Permalloy Permalloy Alloy 2714A Ferrite 3R1 conditions 
Manufacturer) (Magnetics) (Metglas) (Metglas) (Philips) 
Core loss 11.4 9 5.4 16 mW/g @ 250C, 
5OkHz, 200mT 
W/g, @25*C, 
25.5 19.2 11.2 17 1MHz, max. 
flux* 
4lative Cost of Medium High Highest Low 
Ilaterial 
Squareness Ratio 0.80 0.83 0.9 0.88 @ 25"C 
Saturation Flux 1 700 700 500 390 mT 0 25"C 
Approximate 100 100 100 200 
Saturation 
Permeability 
*approximated by extrapolation of loss curves given in data 
Table 4.1- Key characteristics of Magnetic Amplifier Core Materials 
25*C 
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0 2. The time delay associated with the transfer of current 
into the incoming diode, due to the secondary leakage inductance, will now, 
however, be augmented by the delay associated with building up the current in 
the saturated inductance of the mag amp, as was shown in figure 4.1(c). 
Studies performed by the author on typical mag amp designs show that 
mag amp cores are generally unfavourable for post regulation of IMHz converters purely 
due to their losses and saturated inductance, even when other factors such as the 
additional delay introduced by the mag-amp are ignored. 
Two design examples are set out below to illustrate this. Both are based 
on the design of a mag amp required to completely regulate the 24V output of the 30OW 
1MHz half-bridge gap-resonant converter. However it should be clear that other high- 
frequency applications will produce similarly negative results. The two design examples 
use two different core materials from Metglas; the amorphous alloy 2714A material and 
the 1/2 mil square permalloy material. The other materials shown in Table 4.1 may be 
discarded for this application: I mil Permalloy is the most lossy of all four materials at 
high frequencies, and the low saturation flux and high saturation permeability of 3R1 
make it inappropriate for high frequency applications. Note also that two mag amp cores 
are necessary for full-wave rectification and this has been taken into account when 
considering mag amp core loss and weight. 
In order to examine the effect of the core on the converter performance, it 
is necessary to determine the size of core to be used and the minimum number of turns 
necessary. These may be determined by the requirement that the core is able to support 
the full secondary voltage without saturating for a full half-cycle under shutdown 
conditions. The maximum secondary voltage V,,, will be, at high line voltage, 
approximately 60V in this application. 
0 1/2 mil square permalloy material 
Required withstand Volts x seconds product is given by 
A= Maximum withstand voltage x 
Operating period (4.7) 
2 
A= 60 x 0.5gs = 30Vgs 
But BvA (4.8) sat - 4ANf - 2AN 
where N is the number of turns on the core and A. is the effective cross- 
sectional area of the core. 
As discussed above, it is essential to minimise the saturated inductance 131 
of the core, which is given by- 
Lsat ` 
gogsatN 2Ae (4.9) le 
where le is the magnetic length of the core. 
Hence, to minimise the inductance of the core, the product gsatAeN21le 
must be minimised. To see the effect of the saturated permeability of the material on 
the mag amp characteristics, it is necessary at this stage to examine a range of mag 
amp cores and attempt a design for each core. If N is determined for equation 4.8 
above, and rounded up (to maintain the minimum volt-second withstand required) to 
the nearest integer, then this value of N may be substituted into equation 4.9 above. 
Table 4.2 gives the resulting values of Lsat for various core sizes, with a Nat Of 100 
as shown in table 4.1. The core data used was taken from the complete range of core 
sizes offered by the manufacturer Metglas (Metglas 1990). The table also gives the 
core loss (due to magnetic losses in the core only) for a pair of cores, which is the 
main part of the loss introduced by use of the mag amp post regulator. 
0 Amorphous alloy 2714A material 
A similar calculation to that above may be performed for this material, 
bearing in mind that it has the same saturated permeability as the 1/2 mil permalloy 
but a lower saturation flux which hence leads to a larger number of turns and hence 
a larger Lsat. Again the results for various core sizes are given in table 4.2. 
Two things are immediately obvious from this table: in order to minimise 
L,, t, larger cores sizes must be used; and because the flux swing on the core is 
independent of core size, the larger the core the larger the core losses. Hence the core with 
the lowest losses, the MP1303 (highlighted in bold text) has a prohibitively large value of 
L, at (nearly IgH for the 2714A amorphous cores). In addition, the core, 
being small, has 
a high thermal resistance Rth as shown. The figures shown in the table for the thermal 
resistance of each core are derived from the approximate but simple formula for toroids 
Rth *` 
50 
4-v-e (4.8) 
where Ve is the effective volume of the core in cm3- (Philips 1990). For the 
above core, Rth works out at 64.6C/W., and the resulting temperature rise due to the 
12.3W lost per core (1428A material) is in excess of 700 . C! In order to use the core in 
practice a large heatsink of around 5C /W would be necessary for each of the two mag 
amp cores, adding to the volume and mass of the design and introducing important 
production problems which should really be avoided. Other, larger cores will have 
smaller thermal resistances but larger losses; for example the MP1603, which has the 132 
next smallest thermal resistance at 56.6C/W, has a loss per core of 15.6W; leading to a 
yet larger rise in temperature of 882.9 . C, unless a larger heatsink is added. 
04 Summary 
It should be clear from the above discussion and table 4.2 that core 
losses make a mag amp design impractical at these frequencies, with the mag-amp 
consuming a minimum of around 5% of the total converter power per core at 
maximum load. 
It is also worth noting that the saturation inductance introduced with the 
lowest-loss MP1303 core is in the region of IgH: this in itself would introduce 
prohibitively large duty-cycle off-times at low line voltage and maximum load. The 
delay introduced may be estimated very roughly as being larger than 
Lsat*Iload 
- 378ns Vsec 
at maximum load (12.5A) and the minimum line voltage (corresponding 
to a secondary voltage Vsec of 33V). This would lead to a loss of output voltage 
regulation since the maximum possible on-time of one rectifying diode at 1MHz is 
500ns, so that the equivalent duty cycle seen at the rectifier output would be of the 
order of 25%. This characteristic limitation indicates that mag amp core materials 
require substantial improvements before they may be used as wide-load-range post- 
regulators at high frequencies. 
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Lf 
Regulating Transistor 
4.3.1(b) DC Input Post-regulators 
These post-regulators are situated between the rectifier output and the 
converter output, and may include all the various DC-DC and linear power converter 
topologies, the basic principles of which are not discussed in detail here. 
Linear regulators (Figure 4.4 shows one example configuration) are used 
when required to handle only small changes in input voltage (i. e. in main converter 
output voltageý-Iarge changes in input voltage lead to low converter efficiencies and it is 
unlikely that such converters would be used to regulate the main converter output of an 
off-line commercial converter, which typically requires a very high, perhaps 20: 1, power 
range. Linear post-regulators usually offer a cheap, low ripple, fast transient response 
post-regulator for low-power converter outputs or multiple outputs only. 
DC-DC switched-mode converters fall into two basic non-isolated 
categories: the buck and the boost converter. The buck postregulator is a step-down 
converter, and is therefore more likely to be used for off-line topologies than the boost 
converter, which is a step-up converter. Typical circuits are shown in figure 4.5. 
Comparisons between the two topologies are made in the following section on pre- 
regulators. Both topologies would generally use a control chip to achieve closed-loop 
output regulation, with the post-regulator operating frequency synchronised to the main 
converter to avoid "beating". 
Such post-regulators would provide a regulated output at a cost greater 
than that of a mag amp or linear post-regulator circuit, but at the same time would 
provide an efficient regulator without the inherent problems of the mag amp (described 
above). 
Synchronisation with the main converter requires some isolation circuitry 
from primary to secondary: usually both converters will be driven from the same IC, 
grounded to the regulated secondary voltage, with the primary side converter being 
driven through isolating pulse transformers. Generally speaking preregulators, which 
have to retrieve a measure of the converter output voltage from the secondary, must also 
incorporate isolation and hence are also often grounded to the secondary voltage, so that 
there is little difference between the two approaches except in the isolation necessary to 
drive the pre-regulator switching device, this isolation not being needed for the post- 
regulator switching device. 
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4.3.1(c) Summary 
Whilst post-regulators offer a compact and fairly simple means of 
converter regulation, only DC input post-regulators such as the buck post-regulator are 
suitable for high-frequencies of operation and high converter output power levels. The 
efficiency of these post-regulators will tend to be lower than an equivalent pre-regulator, 
since they work from a lower line voltage and hence at a higher current, and this will 
tend to make them larger in volume. On the other hand the voltage rating of the 
switching MOSFET will be lower and thus lower on-resistance MOSFETs may be used, 
again minimising the difference between the two techniques. However, should it be 
necessary to design a multiple-output converter, one post-regulator would be required per 
output which leads to greater expense. Pre-regulation techniques are discussed below. 
4.3.2 Pre-Regulation of the main high-frequency converte 
The use of a pre-regulating circuit has a number of advantages in principle over a 
post-regulator because it provides an opportunity to modify the line voltage of the main 
converter, as mentioned in the introduction to section 4.3. The modification of the line 
voltage may offer advantages in cost and performance of the overall converter, as will be 
discussed below. 
Unlike post-regulators, few practical possibilities exist for pre-regulator circuits. 
Whilst linear regulators may be used they offer no advantages which will overcome their 
inherent low efficiency. The only real remaining alternatives are the simple DC-DC switched- 
mode converter pre-regulators, namely the buck and boost converters. These both have 
distinct advantages and disadvantages which are discussed separately below. 
4.3.2(a) Boost Pre-Regulator 
A typical boost-fed gap-resonant converter is pictured in figure 4.6. The 
boost converter is often used as a pre-regulator because of its continuous input current 
properties. By stepping up the input of the converter to some regulated voltage exceeding 
the maximum input voltage from the rectified mains, this converter assures that a 
constant current is always drawn from the mains supply. As a result, the converter 
avoids the large pulses of current which are drawn in conventional capacitor-fed 
converters, and consequently the low power factor characteristic of these converters. With 
the increasing interest in power factor in the power converter field, this sort of pre- 
regulator will become more and more popular in the near future. 
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However there are a number of disadvantages to the use of the boost 139 
converter as a pre-regulator for this application. Firstly, the primary main converter and 
boost converter MOSFETs must be rated for the boost output voltage, usually ý: the 
maximum line voltage. Hence their ratings remain the same as those in the variable- 
frequency converter. 
Secondly, the boost MOSFET is not directly in the power current path, 
and therefore it cannot immediately interrupt the flow of current, and the converter 
cannot be shutdown in the case of a short-circuit at the converter output. Since a large 
capacitor must be placed after the boost converter to 'hold up' the converter output in the 
case of a mains failure, the discharge current from this capacitor into the short circuit is 
unlimited, and after this capacitor has discharged the boost inductor will continue to 
supply current. Interruption cannot be made using the switches of the main converter 
unless the boost and bridge MOSFETs and the boost diode are rated to a higher voltage 
and a high-voltage clamping device such as a spark-gap voltage suppresser is placed 
across the line voltage to secure against the high voltage seen on the boost inductor 
output when the bridge MOSFETs are turned off. This is likely to be an expensive 
solution, although it may be justifiable when larger (50OV) MOSFETs are in any case 
used for their lower on-state resistance to reduce losses in the main converter. To avoid 
the high voltage altogether, a fast protection switch and a freewheeling diode must be 
placed before the boost inductor and in series with the line voltage. The series switch 
would remain closed under normal operating conditions. The freewheeling diode is 
necessary to provide a path for the boost inductor current after turn-off of the series 
switch, and without it overvoltages are likely to occur on the series switch. 
These kind of considerations are particularly important in converters 
aimed at the high-reliability commercial, military or space markets, where safety and 
system reliability is of premium importance. For less demanding applications, the 
problem may be solved satisfactorily by putting a high-speed fuse on the converter input 
which should prevent serious problems but will not protect the converter components. 
This kind of approach is adopted widely for low-cost converters: however if the converter 
topology chosen is to be easily adaptable for more demanding high reliability markets, 
the penalty of the extra series device, with associated losses, and the cost of this device 
and the extra diode, could well be justifiable. By contrast, the buck converter is 
effectively already a series switch which may easily be used to interrupt current flow in 
the case of a short circuit. 
Finally the boost converter has an inherent problem due to a right-half- 
plane (RHP) zero in its transfer function when operated in continuous conduction mode, 
which makes loop stabilisation more difficult to achieve without penalisation. This RHP 
zero corresponds to the phase characteristics of a pole with the gain characteristics of a 
conventional zero. As a result of the complexity of loop compensation, the loop gain is 
usually rolled off at a frequency well below that of the RHP zero with a consequent loss 
in transient response. The RHP zero is unique in switched-mode topologies to the boost 
family of converters, and its origin may very simply be explained with reference to figure 140 
4.6. In order to examine the load response of the boost converter, the effect of a change 
from a low to a high load on the boost converter may be considered. When the load 
changes, the output of the converter, from which the error voltage is taken, will fall. This 
will alter the output of the error amplifier, which hence will demand a higher duty cycle 
'D' from the boost MOSFET, since the output voltage of the converter is approximately 
proportional to the MOSFET duty cycle, Vout=Vin(I/(1-D)). As the MOSFET duty cycle is 
increased, the current in the boost inductor will build up gradually, while the amount of 
energy delivered to the boost capacitor, and hence to the output of the converter, will fall 
since the energy delivered to the converter output on a cycle-by-cycle basis (treating the 
half-bridge gap-resonant converter as a DC-DC transformer) is given by (1-D)LII. After 
several cycles the current in the boost inductor will build up sufficiently so that the 
converter output voltage will rise again. However during the transient response to the 
change in the load, the increase in MOSFET duty cycle has brought about a further drop 
in converter output, that is a delay in the converter response (phase characteristic of a 
pole) after which the gain has gradually increased as the converter voltage eventually 
rises (gain of a zero). This RHP zero does not appear if the boost inductor is operated in 
discontinuous mode, that is if the current in the boost inductor is allowed to fall to zero 
before the MOSFET switch is turned on, so that on a cycle-by-cycle basis the energy 
delivered to the output is given by LJ2. Unfortunately, in this application discontinuous- 
mode operation would require larger filtering capacitors due to the large ripple current in 
the boost inductor and therefore is not particularly desirable. 
4.3.2(b) Buck Pre-Regulator 
A typical buck-fed gap-resonant converter is pictured in figure 4.7. The 
buck converter is most often used as a pre-regulator for aerospace or military 
applications because of its ability to completely isolate input circuitry from the main 
converter when the buck switch is shut off. However in this application it is most useful 
because it allows a step-down of the mains rectified dc to a low line voltage to supply the 
half-bridge gap-resonant ('main') converter. 
A low line voltage supply for the main converter allows its design at a 
lower voltage which has distinct advantages over a high line voltage (380V) design as 
necessary for the boost pre-regulated converter. The main converter power MOSFETs 
need only be rated at a maximum of 150V (the minimum voltage on the buck input, 
including the ripple voltage on the buck input capacitance-see chapter 6): hence cheaper 
MOSFETs with lower RDS on-resistances may be implemented. The buck converter has 
no RHP zero, and may easily be used with current-mode control, which has distinct 
advantages for transient response and stability of the converter control loop. 
The main disadvantage with the buck as opposed to the boost pre- 
regulator is in the driving of the buck MOSFET. Because the source of this MOSFET 
varies in voltage from zero to the buck input voltage, the drive circuit must be isolated 
from the control circuit. In addition, the power factor advantages gained from the boost 141 
converter cannot be realised in the buck pre-regulator. However, an improvement in 
power factor over conventional commercial power converters is not at present an 
essential requirement for this kind of application. 
4.3.3. Summaxy 
The pre-regulator has significant advantages over the post-regulator since it may 
be used more cost-effectively when the converter has multiple outputs, avoiding the 
requirement for one post-regulator on each output. In addition, it offers advantages 
associated with the modification of the line voltage supplying the main converter. Whilst 
the use of a boost pre-regulator is desirable for the advantages gained in converter power 
factor, the advantages gained from pre-regulating the main converter line voltage to a 
value lower than the mains rectified input voltage and the stability of its transfer 
function commend the buck pre-regulator converter for this low-cost commercial 
application above the other pre-or post-regulators discussed in this section. 
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Figure 4.8(c) Current-mode Control Technique- 
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This section provides a brief review of control methods for the PWM buck pre-regulator, from 
which current-mode control is selected for the converter design of chapter 6. Three commonly- 
used control methods are outlined below. 
In this control method (figure 4.8(a)), a voltage feedback signal from the converter 
output is compared to a fixed ramp generated from an oscillator. The output of the 
comparator supplies a variable duty-cycle square wave to the drive circuitry. 
This method of control, whilst being the most simple, cannot rapidly account for 
sudden changes in line voltage, which must propagate through the large LC filter of a 
power converter to the output before being sensed by the feedback signal. The result is 
slow transient response, poor line regulation, and a second order two-pole filter in the 
converter transfer function which is difficult to compensate for in the control circuit error 
amplifier. 
In this control method (figure 4.8(b)), a voltage feedback signal from the converter 
output is compared to a ramp generated from an oscillator, the amplitude of which is 
allowed to vary with the converter line voltage. 
This control method significantly enhances the characteristics of the voltage-mode 
control method without being significantly more complicated. By varying the ramp in 
inverse proportion to the line voltage, sudden changes in line voltage are quickly sensed, 
the transient response of the system is increased and the open-loop gain of the system is 
raised. This is usually achieved by varying the value of a dual current source, responsible 
for charging and discharging a capacitor to generate the ramp, according to the line 
voltage. 
In this control method (figure 4.8(c)), a voltage feedback signal from the converter 
output is compared to a ramp derived directly from the current flowing in the inductor of 
the converter LC filter. 
The result of this two-loop feedback system is twofold: firstly voltage feedforward 
is obtained from the line via the current in the inductor, so that transient response is 
significantly enhanced over that obtained from voltage-mode control; and secondly the 
delaying effect of the inductor in the LC filter is removed from the feedback loop, so that 
the LC filter effectively has only a single-pole transfer function. As a result the transient 
response of the system is improved and the control loop is also very easy to compensate. 
Finally new ICs developed by the major control IC manufacturers together with good 146 
technical support in this area has made current-mode control a common technique in 
commercial power converter units. 
4.4.4. Summ= 
Whilst control methods other than those mentioned above are available, current- 
mode control holds a clear advantage over other techniques in that the two poles of the 
converter LC filter are replaced by a single pole, allowing simple compensation networks. 
Hence current-mode control was selected for the practical implementation of the pre- 
regulated converter, detailed in chapter 6. 
4.5. Summary 
This chapter has presented an investigation into the separate regulation of a half-bridge 
gap-resonant converter, operated at fixed frequency, using pre-regulator and post- 
regulator techniques. 
As discussed in chapter 1, the use of fixed-frequency PWM converters brings with it 
advantages including established control loop laws, easily predictable performance, and 
technological support of the major manufacturers of components in the power converters 
field. Less investment into the retraining of engineers is necessary, and design 
techniques are also well established. Whilst it is essential to encourage progress in the 
power converter field to improve product performance, it is sometimes difficult for 
commercial power converter companies to keep up with ongoing progress on the academic 
side of power converter research. A converter which can make use of more established 
techniques at the centre of a new state-of-the-art commercial unit would obviously tend 
to be more widely accepted and more useful to a company in the short to medium term 
than a completely new converter requiring essential retraining before it may be used. In 
the long term such a unit would provide a'stepping stone'to more complicated converters 
using less well-established technology and techniques. A converter using separate 
regulator and high-frequency DC-DC transformer units would fit this requirement very 
well. 
It has been argued that, while many possible techniques are available, the buck pre- 
regulator appears to be the most appropriate to this low-cost application area; and that 
current-mode control may be used to best advantage for regulation of the converter. 
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Recent demands for high power density power converters operating at switching 
frequencies of 500kHz and above have led to the use of new techniques in all areas of 
power converter design. These techniques have been used throughout in the practical 
work performed for this thesis. This chapter presents a detailed discussion of these 
techniques, which include high speed driving of power MOSFETs, MOSFET and diode 
switching losses, high frequency magnetic materials and core losses, skin and proximity 
effects, parasitics, peb layout and tracking, EMI/RFI and the effects of noise. 
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5.1. Introduction 
A number of considerations become increasingly important in the design of high power 
density converters when operation at switching frequencies of 500kHz and above is 
desired. These may include those listed below. 
In raising the switching frequency, MOSFETs and output rectifier diode 
switching losses increase unless lossless switching is achieved by a resonant 
switching technique, as discussed in chapter 2. Higher current is required from 
the gate-drive circuit of a MOSFET for greater switching speeds, and drive losses 
are increased, while inductances in series with the gate must be minimised. 
Losses in magnetic cores will increase with operating frequency and 
operating flux levels may have to be substantially decreased. Core materials must 
be carefully chosen. Skin and proximity effects will become more pronounced. 
Conducting copper track will have to be widened to take into account skin effect 
losses, and copper in the transformer must be wound in the form of thin 
conductors, which are twisted and paralleled to reduce high frequency losses. Litz 
wire is used, while planar windings are an alternative and the various 
advantages and disadvantages of each will be discussed later in this chapter. 
Parasitic impedances will become more significant and any of these not 
directly used in the operation of the circuit (for example, as a resonating element) 
must be minimised by appropriate component selection and design, and by a good 
pcb layout. 
(iv) If the overall size of the converter is reduced by taking advantage of the 
higher switching frequency, less surface area will be available to dissipate to the 
outside environment the heat generated in the power converter. Thermal design 
is therefore critical and eased only by improvements in efficiency. The surface 
area of magnetic cores will decrease with their reduced volume, and hence the 
core thermal resistance will increase. Total losses in the core must therefore be 
kept low as the frequency of the operation is raised in order to see a reduction in 
core size without overheating in the core. Heatsinking of the core may also be 
helpful. The available peb board area will also decrease so that the board must be 
designed to use as much as possible of the available copper area on both sides. In 
circuits requiring galvanic isolation, international safety standards require 
certain clearances between the primary and any secondary or tertiary copper 
tracks and components, and these standards must not be overlooked in the 
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pursuit of a smaller converter size. This is particularly important for off-line 
converters for which rigid safety specifications must be adhered to. 
(v) Close proximity of components produces noise problems. It may therefore be 
necessary to shield some parts of the converter. This is particularly relevant due 
to the fast switching edges present at high frequencies which will generate 
radiated and conducted noise. Again, for off-line converters any noise produced in 
the converter may be fed directly back into the mains unless adequate filtering is 
provided, and so once again regulations on the purity of current drawn from the 
mains must be adhered to. 
From the above discussion it is clear that new techniques, significantly different to those 
used at low switching frequencies, must be employed for high frequency power supply 
design. The following sections discuss in some detail the problems posed by the design of 
such converters, examine some of the techniques that may be adopted in their design, and 
give practical examples of some of the techniques used in the realisation of the SOOW off- 
line buck-fed gap-resonant converter described in Chapter 4. The techniques described are 
not specific to resonant converters, but rather are a discussion of techniques that may be 
applied to any high-frequency converter. Where possible the techniques described are 
related to the various topologies to which they are most likely to be applied. 
5.2. Driving Power MOSFETs at High Frequencies 
In order to switch power MOSFETs at high frequencies it is necessary to produce 
a drive circuit to allow the MOSFETs to switch on and off with gate rise and fall times 
which each occupy a small percentage of the period. This percentage may be as little as 
5%. For a1 MHz converter the period will be 10OOns, requiring rise and fall times of 
50ns. At 25 MHz this time could be 2ns, if the 5% guideline is adhered to. Clearly the 
high gate currents needed to drive MOSFETs at frequencies in this range will necessitate 
careful drive circuit design and layout. 
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Fieure 5.1. Classical MOSFET drive circuit 
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5.2.2. Calculation of classical RWM drive circuit current 
It is clear that any MOSFET drive circuit used for high frequency converters 
must handle relatively high currents with fast rise and fall times at high switching 
frequencies. Figure 5.1 shows a classical drive circuit for the purposes of illustration. The 
current is provided by a voltage source Vg and its peak value will depend on the initial 
voltage on the MOSFET gate and the value of the resistance Rg only (assuming ideal 
transistor switches). The time taken for the MOSFET gate voltage to reach the voltage V9 
depends upon the resistance Rg, any parasitic resistances and inductances in series with 
P19 , and the 
MOSFET parasitic junction capacitances. The relevant capacitances (figure 
5.2(b)) are the input capacitance Ciss, which is the sum of the gate-source (Cg. ) and gate - 
drain (Cdg) capacitances measured with the drain-source of the MOSFET shorted, and 
the reverse transfer capacitance or drain-gate capacitance CrSS (equal to Cdg)- Charging 
of the MOSFET gate up to the applied gate voltage Vg occurs in four stages as illustrated 
in figure 5.2 (a), which assumes that the values of the stray inductances are negligibly 
small, and that current is initially flowing in an inductor via a freewheeling diode (see 
figure 5.2(b)). 
Stage 1 00=41). 
The MOSFET input capacitance Cg, is charged linearly up to the 
threshold voltage Vtr of the MOSFET. 
Stage 2 (t I =; ý t2) 
The capacitance Cgs continues to charge while the MOSFET drain 
current rises to the load current Id. During this stage the MOSFET is in its linear 
region and the drain current flowing is determined by the MOSFET gate voltage 
according to the transfer characteristic of the MOSFET. The capacitance Cgs will 
therefore charge up to some voltage V, corresponding to the gate-source voltage at 
which a current id equal to the full circuit current Id flows in the drain 
Stage 3 (t2--* 
When id=Id, the drain-source voltage of the MOSFET falls from some 
value, say VI)S, to zero as the freewheeling diode turns off. During this time the gate 
circuitry charges the drain-gate capacitance Cdg from (V, -VDS) to V1 and the drain 
current and gate voltage remain constant, the gate voltage being held at a value 
corresponding to the drain current flowing. 
v. ds Pld 
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Vg = supply to gate-drive circuit 
Vtr = Gate threshold voltage 
Id 
._ 
fyyy"*L 
Lf 
Freewheeling 
Diode 
Fiewe 5.2. (b): Parasitic capacitances and circuit diagram 
associated-with fieure 5.2(a) 
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The effect of a constant gate voltage during charge-up of the gate-drain 
capacitance is a feedback effect in which the drain of the MOSFET is connected to the 
MOSFET gate via the current flowing from the MOSFET gate-source capacitance to 
the drain-gate capacitance. Any change in drain voltage requires a current which 
must be furnished by the gate drive rather than the power circuit: hence the drain- 
gate capacitance appears in parallel with the gate-source capacitance but with a 
value multiplied by the ratio of the change in drain-source voltage to the change in 
gate-source voltage, so that: 
AVDS 
CmiHer z-- C dg X AVGS 
(5.1) 
This effect, which is also seen in bipolar transistors, in which the 
capacitance seen by the base current is the collector-base capacitance multiplied by 
the transistor voltage gain, is known as the 'Miller effece. The 'Miller effece 
capacitance may detrimentally effect the switching losses in a square-wave converter 
by increasing the overall turn-on time of the MOSFET, since during the charge up of 
the gate-drain capacitance, the MOSFET remains in'linear' mode. 
Stage 4 03=ý, t4) 
The MOSFET input capacitance is charged linearly up to VG. 
The required gate current to fully charge the gate to the voltage Vg may be 
readily determined from the charge-transfer characteristics of the power MOSFET. The 
majority of manufacturers now give this information as both a maximum value of charge 
and a charge-voltage curve. The gate current may then be calculated from the total 
charge Qg required to raise the gate-to-source voltage of the MOSFET from zero to any 
value up to about 15V for given drain-source voltages. 
gate current = 
Qa 
tr (5.2) 
where tr is the total gate rise time. Qg takes into account both the gate-source 
capacitance and drain-gate capacitance of the MOSFET, as well as the variation of each 
with applied drain-source voltage, since it is extracted from practical measurements. 
In general it is advisable to use the maximum value of Qg in equation 5.1, which 
may be obtained in the manufacturer's data for a given VG and VDS. Note however that 
Qg, as a practical figure obtained by the manufacturers in a given test set-up, may not 
always be simple to apply. Taking the data for the International Rectifier IRF450 as an 
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example, it may be seen that while variations in Qg as Vg varies may be estimated with 
accuracy from the manufacturer's curves, no absolute maximum curves are given, and 
where the minimum voltage applied to the gate is negative, or where the voltage across 
the drain-source of the MOSFET at turn-on approaches zero, the Qg factor is no longer 
useful. 
This inaccuracy of Qg is particularly important in such zero-voltage switching 
circuits, because as a result of the low drain voltage, the MOSFET capacitances Cdg and 
Cg, are very large. In this case the loss in energy in charging these two large 
capacitances is not necessarily smaller than the energy saved by not having to charge Cdg 
through the voltage VDS (figure 5.2(a)). Since the charge required for a zero-voltage gate 
drive may be calculated from the equation i= Cdvldt, this may easily be illustrated by 
considering an IRF450 turning on with a voltage VDS equal to 20OV. 
Classic tum-ons 
Vnq = 20OV, VG= 1OV; 
Qg = 83nC (from curves) 
Zero-Voltaze turn-on. - 
VDS *2 0 Vs VG ý-- 1OV, 
Ciss 00 VOltýS(DS) - 3800pF (from curves) 
Qg = ist = C8v 
(5.3) 
Qg- lOx3800 e-12 
Qg - 38nC 
All data is taken from the International Rectifier Databook (International 
Rectifier, 1988) and typical figures for the capacitances and for Qg are used. It can be seen 
that for this particular example significant energy is gained in the drive circuit by 
switching at zero volts (in this example, 0.45W may be gained for two MOSFETs at 
IMHz). 
To obtain the required gate current determined by equation 5.2 a gate resistance 
is often inserted in series with the gate supply voltage Vg* At high frequencies, however, 
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the output resistance of the drive circuit will often suffice. More details of MOSFET drive 
circuits will be given in section 5.4. Additionally in certain cases the current required by 
the gate is high enough to be limited by the series stray inductances in the power 
MOSFET leads and the copper tracks conducting the current. This will tend to be the 
case at medium-to-high powers when large die MOSFETs are being driven; and when a 
pulse transformer is used to isolate the MOSFET gate from V9 the Iýakage inductance of 
the pulse transformer will tend to limit further the gate current. The resulting current is 
generally a sinusoidal pulse due to the resonant interaction of the leakage inductance 
and the power MOSFET capacitance and its peak value, neglecting drive circuit and 
MOSFET gate resistances, will be limited to: 
. 
FC'n 
Ig pk 2-- Vg LD (5.4) 
where Cin " Qg/Vgs, Lp = I(Lleakage + LtraCk + Llead) inductances, and it is 
assumed that the capacitance Cin is initially uncharged. 
This equation can be used in conjunction with equations 5.2 or 5.3 to estimate the 
ma imum allowable drive circuit inductance for a given required gate rise time. Note, 
however, that the current Ig pk in equation 5.4 is the peak sinusoidal current and is 
related to the gate current of equation 5.2 by: 
gate current = 2/n 19 pk 
(5.5) 
Where pulse transformers are used in drive circuits requiring large drive 
currents, it may be necessary to restrict the number of turns on the pulse transformer to 
reduce leakage inductance, and where possible to wind the primary and secondary as 
close together as possible to improve primary to secondary coupling and hence reduce 
leakage flux. More details of winding techniques useful for pulse transformers will be 
given in section 5.6.5. In addition copper tracks should be kept as short and wide as 
possible to restrict track inductance. Overlapping the 'go' and 'return' copper tracks on 
opposite sides of the printed circuit board also reduces this inductance. More details of 
such layout techniques are given in section 5.6.2. In much of the literature published on 
high-frequency converters, large die MOSFETs are avoided at high switching frequencies 
in order to minimise the above problems. 
DRAIN 
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Ld= drain inductance 
Cdg= drain-gate capacitance 
L= gate inductance 9 
R= gate resistance 9 
Cds= drain-source capacitance 
C= gate-source capacitance gs 
L= source inductance s 
Figure 5.3: Eguivalent circuit of the MOSFET 
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It is worth noting that new high voltage power MOSFETs appearing on the 
market by manufacturer's such as Advanced Power Technology are claimed to have 
reduced input capacitances in comparison to their competitors. Such devices would be 
easier to drive at high frequencies. - 
5.3. MOSFET Switching Performance at High 
Frequencies 
The use ofpower MOSFETs at frequencies in the megahertz range raises a question-mark 
as to their practical characteristics and limitations at the high rates of rise of current and 
voltage required. A number of techniques are available to aid the designer in using these 
components in high frequency switching circuits. 
Power MOSFETs have only recently been used at frequencies exceeding MHz, 
and this has been practically achieved in power converters only using resonant-mode 
techniques, in which the MOSFET is shielded from a simultaneous current and voltage 
overlap during switching. The pros and cons of such techniques have been discussed in 
Chapter 2. Low switching losses will result, provided the switching time of the MOSFET 
is small enough that the resonance can shield the MOSFET from a change in voltage 
and/or current during the switching time. 
As discussed briefly in chapter 2, resonant techniques are necessary because the 
switching time of the MOSFET cannot be reduced to such a small time that linear 
switching losses are negligible. This is the principal limitation of the MOSFET device. 
Experimentation has been performed to examine the minimum switching time available 
from the MOSFET (Kra usse 1987), and as outlined in section 2.1, the switching speed is 
normally limited by the inductance of the gate and source leads of the device. 
Figure 5.3 shows the equivalent circuit of the MOSFET, reproduced from Figure 
2.3. Inductances Lg, Ls, Ld, represent the inductances between the MOSITET chip itself 
and the package terminals, which vary from one package to another. In the commonly 
used TO-3 commercial package, for example, these inductances are large (typically 
L, =12nH for a TO-3, compared with 7.5nH for a TO-220 package). If the power converter 
is realised in hybrid form, these inductances may be reduced significantly. Experiments 
in which the MOSFET chip is accessed directly by the gate drive circuit, using the hybrid 
arrangement illustrated in figure 5.4 Wrausse 1987), have indicated that the inherent 
speed of the MOSFET chip itself, in the absence of resistance and inductance, will allow 
switching times approaching 200 picoseconds (corresponding to a converter. frequency of 
160 
250MHz! ). Whilst such speeds can never be obtained in practice due to the imperfect 
properties of any connections made to the MOSFET chip, as well as the imperfections of 
any gate drive circuit used, arrangements similar to that illustrated in figure 5.4 could go 
a long way towards reducing the switching times, and hence linear switching losses, of 
the MOSFET devices. 
Apart from limiting the gate current, the inductance L. also has a further 
limiting effect on the gate drive. Taking for example the turn-on switching interval 
(figure 5.5): when current begins to flow in the MOSFET, the rate of change of current 
into the MOSFET leads to the development of a positive voltage across the device source 
inductance 
di 
VLs = Ls Tt 
(5.6) 
This voltage is developed in such a direction as to oppose the current in the 
inductance L., and therefore produces a negative feedback effect on the MOSFET gate- 
voltage, effectively reducing the voltage that appears gate to source to (Vg-VLs). The 
resulting gate voltage during the switching time is shown in figure 5.5(b). 
To avoid this, MOSFETs for high-frequency work, principally RF MOSFETs, are 
sold with a separate source lead for the drive circuit only. In this way any voltage 
appearing across L. does not appear in series with the gate voltage Vg. The equivalent 
electric circuit resulting is illustrated in figure 5.5(c). The disadvantages with these 
devices is at present their high cost; however it is envisaged that converter switching 
frequencies in the 10-20MHz range will become common if these devices may be made 
cheaply available to the commercial converter market. 
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5.3.2. Parasitic Component Considerations 
A cross-section of an enhanced vertical N-channel MOSFET structure, typical of 
that used by the major MOSFET manufacturers, is shown in figure 5.6(a). A number of 
parasitic components which play an important part in the MOSFET's performance at 
high frequencies are illustrated. The r6le of the parasitic capacitances Cgd, C(I., and Cg, 
has been discussed in detail above and in section 2.2. However two other parasitic 
components are unavoidable due to the basic structure of the MOSFET, these being the 
body diode of the MOSFET and the parasitic bipolar transistor shown in figure 5.6(b). 
They are in fact related because the body diode forms the base-collector of the bipolar. 
Both arise due to the n-pn+ structure of the MOSFET (epitaxial layer-barrier-source in 
figure 5.6(a)). In order to prevent the bipolar from operating under normal conditions, the 
source of the MOSFET is metallised with aluminium so that a short circuit is formed 
between n+ source and p barrier region. In this way the base-emitter of the bipolar is 
shorted via a resistance'Rb as shown, and'hence the source of the MOSFET is connected 
to both the emitter of the transistor and via the resistor Rb and short circuit, to the base 
of the transistor. Without this short circuit the MOSFET could be short-circuited by the 
bipolar whenever current flowed from drain to the transistor base via the capacitor Cdb 
shown. The short-circuit of the base-emitter leaves the emitter-collector junction as a 
diode allowing reverse (source-drain) current flow-the body diode of the MOSFET. 
Figure 5.7 shows the equivalent circuit of the MOSFET extracted from figure 5.6(b). 
Several possible problems may arise at high frequencies from the parasitic 
bipolar transistor and body diode described above. These problems may lead to failure of 
the power MOSFET at high frequencies, and are described below. 
5.3.2. a Parasitic Bipolar Turn-on 
Problems due to turn-on of the parasitic bipolar arise from the inadequacy of the 
short-circuit applied base to emitter across it. As shown in figure 5.6(b), a low value base- 
emitter resistance Rb appears in series with the short circuit in reality due to the non- 
zero resistance of the 'p' barrier region. Hence it is possible for current to flow into the 
base of the parasitic bipolar, turning it on and short circuiting the drain-source of the 
MOSFET. If this occurs during the off-time of the MOSFET the results may be 
catastrophic, as an unlimited flow of current may occur in the bipolar. 
Current can flow into the base in two ways - either through the capacitance Cdb, 
or during recovery of the MOSFET body diode. 
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(i) Current flow via the capacitance Cdb 
This may occur when a high rate of change of voltage appears across the 
drain-source terminals, for example when the MOSFET is turned off by a fast 
gate-drive circuit at high drain current. When this occurs current must flow 
(i=IcJv/dt) into both the drain-gate and drain-base capacitances, and hence some 
current may flow into the base of the parasitic bipolar. Hence the rate of change 
of this voltage should be limited by circuit design. 
Unfortunately, the value of the capacitance Cdb is not specified by 
manufacturers. The amount of current flowing from drain to base will vary 
depending on the voltage applied to the gate (if any), the impedance of the gate- 
drive circuit, and the relative values of the Cdb and Cdg capacitances for a given 
drain voltage change. Hence designing to eliminate this problem is difficult. It is 
generally 'accepted' that failure problems of this kind are not possible in normal 
use of the MOSFET- dv/dt figures of the order of 20-75 V/ns are usually quoted 
as being safe (Siemens 1987, International Rectifier 1985b, Severns 1981, 
Siliconix 1985)-however the author has experienced MOSFET failures when 
switching MOSFETs in 10ns in a 5MHz 200V application (i. e. dv/dt=20V/ns) for 
no other apparent reason, suggesting this safety figure may be a little on the high 
side. One solution to this kind of problem is to limit the dv/dt seen across the 
drain-source, for example by the addition of capacitance across the drain-source 
terminals or the choice of a large-die MOSFET with a large Cos at low drain- 
source voltage; however this approach will tend to limit the maximum available 
operating frequency of the MOSFET. 
By reducing the impedance of the gate-drive, however, with a combination 
of a negative turn-off gate-source voltage and a low-impedance path to the 
negative voltage source, current from the drain can be forced to flow into the gate 
rather than the bipolar base. These important drive considerations will be 
included in section 5.4. 
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(ii) Current flow via body diode recovery 
Current may also flow into the parasitic bipolar transistor base-emitter 
junction during the recovery of the integral body diode of the MOSFET, which is 
in effect the base-collector junction of this bipolar working "in reverse" as a diode 
(figure 5.7). Because this diode, behaving as a capacitance during recovery, is in 
parallel with the capacitance Cdb, the probability of a flow of base current in the 
bipolar leading to its turn-on after turn-off of the body Aiode are higher than in 
the situation described in W above. In addition, because the body diode has 
already been conducting prior to its recovery, minority carriers are already 
present in the base which exacerbates the problem. 
Hence if a high rate of change of voltage is applied across this diode 
during its turn-off, or immediately after and before the end of its recovery time, 
current will flow into the bipolar base. 
Such an application of drain voltage immediately following turn-off of the 
integral body diode is typical of the operation of a half-bridge converter feeding a 
non-lagging-current load, such as a PWM modulated inverter or a conventional 
parallel sub-resonant converter (see Chapter 2). The resulting reverse voltage 
applied to the body diode will tend to be exacerbated in these topologies by the 
reverse recovery characteristics of the diode itself, since the reverse recovery 
current flowing will tend to produce an oscillatory voltage from drain to source 
which rises above the nominal off-state voltage. 
At relatively low operating frequencies the body diode is usually 
paralleled with a slow recovery diode which draws current from the body diode 
during its recovery time to prevent current flow into the bipolar. At higher 
frequencies, other problems associated with diode recovery occur as described 
below which dominate the failure mode of the MOSFET. 
5.3.2. b Abuse of the integral body diode of the MOSFET 
A second possible problem which may arise due to parasitic MOSFET components 
is related to the poor performance of the body diode. If a large drain-source voltage is 
applied during diode recovery, for example in the same topologies as those mentioned 
above, avalanche breakdown of the MOSFET drain-source may occur due to overvoltage. 
The voltage applied will be exacerbated by a spike generated due to the poor recovery 
characteristics of the diode itself. This peak voltage must be properly snubbed to avoid 
failure of the MOSFET. 
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A further effect of the recovery of the integral body diode into an applied high 
voltage is the losses which occur when the diode is recovering. During this time, a large 
diode reverse recovery current flows in the MOSFET die. Since during reverse recovery of 
the body diode the current flowing in the p-n junction is limited only by the source 
impedance 6f the voltage applied and the stored charge in the diode, the total current 
carried by the die may be large and failure, either of the body diode or of the die as a 
whole, may easily occur. New generation MOSFETs attempt to quantify this problem by 
giving a maximum rating of the amount of energy the MOSFET may absorb during 
switching. In topologies in which a problem with this peak energy is likely, the only 
solution is to remove the MOSFET integral diode from circuit using a series blocking 
diode and fast antiparallel diode, as illustrated in figure 5.8, or a low-voltage-drop diode 
in parallel with the body diode which effectively shorts it out, such as a schottky diode. 
Both these solutions limit the stored charge in the diode and hence will reduce the peak 
reverse recovery current, but lead to additional losses and higher circuit costs. 
5.3.2. c Parasitic Bipolar Avalanche 
One problem posed by the parasitic bipolar junction in the MOSFET is the 
leakage current from drain to base which occurs at high drain-source voltages. If the 
rated voltage of the MOSFET is exceeded significantly, enough minority carriers may be 
injected into the base to turn it on and cause conduction of the MOSFET - this is known 
as the "switchback" effect. However it is unlikely to be a problem encountered in circuits 
designed with sufficient safety margin for all variations of drain-source voltage. 
The possibility of spurious turn-on of the MOSFET a fter turn-off due to currents 
flowing in the drain-gate capacitance and charging up the gate-source capacitance must 
also be considered. In a similar way to that described above for the parasitic bipolar, a 
high dv/dt on the drain-source, during turn-off for example, will force current through 
Cdg (figures 5.6(b), 5.7). Unless the gate-drive circuit presents a low-impedance path for 
this current to the source voltage or a negative turn-off voltage, the capacitance Cg, will 
tend to charge up and the power MOSFET will turn-on again, usually with catastrophic 
results. This reinforces the case for a good low-impedance drive circuit, and the 
implementation of high-frequency drive circuits is discussed in the following section. 
Finally it is worth noting that developments are going on to limit the size and/or 
effect of all of these unwanted power MOSFET components in new MOSFET structures 
too numerous to mention here (Daly 1988, Rittenhouse 1990). 
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5.4. MOSFET Drive Circuits 
This section considers techniques for the design of the drive circuit and outlines some of 
the considerations necessary when designing these circuits for high frequency operation. 
As illustrated in the previous section, and in the discussion of MOSFET switching 
losses in section 2.2.4., the design of the MOSFET drive circuit may seriously effect the 
performance of the MOSFET when in-circuit. The major design points to consider in the 
development of a high-frequency, high power drive circuit are described below: 
5.4.1. a Drain current rise and fall times 
The MOSFET drain current rise or fall time and the power loss associated with it 
are generally thought of as being proportional to the gate voltage rise and fall times. 
However this is not strictly true since it is the current available from the drive circuit 
when the drain current is rising or falling that effects the switching losses. 
Figure 5.2(a) shows tum-on waveforms of a MOSFET neglecting any stray 
inductances for a square-wave switching device. During turn-on, the time taken for the 
MOSFET gate voltage to pass between the threshold voltage at which current begins to 
flow in the MOSFET, Vtr, and the point at which the voltage on the MOSFET gate 
corresponds to the full load current flowing in the MOSFET drain, VI in the figure, is t2- 
tj. The current available from the drive circuit determines the length of this interval, and 
hence the resulting linear power losses during the load current rise time. Note that if the 
topology used is a resonant one, then these losses will not necessarily occur. 
5.4.1. b Speed of MOSFET drain voltage at turn-on and tum-off 
The rate at which the MOSFET drain voltage rises during the interval t3-t2 
(figure 5.2) determines the resulting switching losses during this interval, and therefore 
the minimisation of this time is desirable. 
At turn-on of the MOSFET, this time is determined by the current that is flowing 
from the gate-drive circuit, which must charge the drain-gate capacitance through the 
drain-source voltage as shown in the figure. Hence switching losses are related to the 
source impedance of the drive circuit during this interval. 
At turn-off (not shown) the current required to discharge this capacitance comes 
from the power circuit and flows into the drain-gate capacitance and through the sink 
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impedance of the drive circuit. It is interesting to note here that the current available to 
discharge the drain-gate capacitance, if unlimited by the sink impedance of the drive 
circuit, will still be limited by the current flowing in the drain prior to turn-off. This 
means that at low converter loads, the turn-off of the MOSFET will be markedly slower 
than at higher loads. This is an important point for several reasons-it means that 
decreasing the gate-drive impedance at turn-off does not yield unlimited gains; that 
MOSFETs will switch more slowly at low loads; and that the MOSFET turn-off loss will 
be zero when the drain current is less than or equal to the maximum gate drive turn-off 
current. 
In lossless switching topologies such as the Zero-Voltage switching and Zero- 
Current switching resonant converters, reactive components added to the MOSFET 
switch effectively eliminate the switching losses described above. The size of these added 
components is determined by the amount of time they must 'suppress' the change in 
voltage or current seen by the MOSFET to avoid current and voltage overlap during 
switching. The smaller this time is, the higher the possible operating frequency of the 
resonant converter. 
The 'suppression time' is in turn determined by the time taken for the MOSFET 
to switch on or off-that is by the gate-drive source or sink current. This determines, for 
example, the time taken for a zero-to-full load current change while the drain is held at 
zero-voltage (turn-on of a Zero-Voltage switching converter); or the time taken for a zero- 
to-full drain-source voltage change at zero drain current (turn-off of a Zero-Current 
switching converter). Hence low source or sink drive circuit impedances, and thus high 
drive circuit current capability, remains desirable in a resonant switching converter if 
reactive components added are to be minimised or if the operating frequency is to be 
raised. 
5.4.1. c Gate drive clamping impedance at turn-off 
Apart from the minimisation of turn-off switching losses brought about by a low 
drive circuit sink impedance, described immediately above, it is also desirable to 
maintain a low sink impedance after turn-off to ensure that the MOSFET is reliably 
'clamped' off. In this way spurious turn-on of the MOSFET or the parasitic bipolar 
transistor, due to high rates of change of drain-source voltage, may be avoided. A 
negative turn-off drive voltage further ensures that this is avoided. Finally if the 
converter must meet military or space requirements then it is likely that a negative gate 
drive voltage will be mandatory as a protection against the downward drift of the gate 
threshold voltage (N-channel MOSFET) with time owing to radiation impinging on the 
MOSITET device structure. 
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5.4. Ld Gate-drive damping impedance at turn-on 
During the turn-on of the MOSFET, the drive circuit would ideally have zero 
impedance to provide the highest possible drive current for the MOSFET gate and hence 
the maximum possible turn-on speed. Unfortunately the voltage source nature of such a 
drive circuit would encourage oscillations to take place between the MOSFET input 
capacitance and the stray device and layout inductances present. The drive circuit must 
therefore damp out these oscillations, which may otherwise lead to re-turn-off or linear 
operation of the MOSFET with the MOSFET gate-source voltage falling towards the 
threshold voltage. Naturally one method to damp out these oscillations is to provide a 
high source impedance in the drive circuit during its 'on' state to prevent reverse current 
flow-however this contradicts its high drive current requirement. The author has tried 
many solutions to this problem, some of which will be included in the drive circuits 
discussed below. The three best solutions have been to provide a low gate-drive source 
impedance in the transient by placing a resistance and capacitance in parallel between 
driver output and gate (figure 5.9(a)) to speed the initial current into the gate and damp 
out the following oscillations; to prevent negative current flow altogether (figure 5.9(b)) 
since the current will otherwise reverse during the ringing of the gate-in this 
arrangement a snubber may be necessary for the diode to prevent excessive reverse 
current during recovery-; or to avoid oscillation of the voltage altogether by using a 
current source to drive the MOSFET on-this approach is a novel one which also has 
other advantages which will be dealt with in a full description of the circuit in which it is 
used below. 
5.4.1. e Propagation delay and speed 
Any delay introduced into the feedback control loop between the feedback error 
amplifier and the gate of the power MOSFET constitutes a propagation delay which 
appears as a delay in phase in the overall transfer function of the converter when 
operating in closed loop. This phase delay is undesirable as it may limit the bandwidth of 
the control loop and hence the transient response of the converter. Since the converter 
operating frequency is high, delays introduced are more critical to the overall loop 
response than at lower frequencies if the transient response is to take full advantage of 
the high converter switching frequency. Delays in the gate drive may also have to be 
reduced for other reasons, such as to obtain a very small minimum gap-time in a gap - 
resonant converter. 
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5.4.2. Selection of the drive circuit philOsophy 
The above-outlined considerations are best examined by dividing the drive circuit 
into two stages: the logic stage required to process the output of the converter control loop; 
and the amplification stage required to provide a high current MOSFETgate current from 
the logic gates. After examining these two stages some decisions concerning the philosophy 
suitable for the drive circuit may be made. 
5.4.2. a Logic Stage Selection. 
While the logic-level circuitry used must have low propagation delays to ensure a 
fast control and drive circuit response time, it must also have short rise and fall times to 
be used at the high operation frequencies involved. At high switching frequencies the 
majority of 15 Volt CMOS chips have prohibitively large rise/fall and propagation delay 
times. To achieve suitable rise times up to 1OMHz operation the author has successfully 
used the HC family of 5V CMOS I. C. 's. Rise/fall and propagation times for a typical 
example of such an I. C., the 74HC132, are 8ns and 12ns respectively. This compares very 
favourably with an equivalent CMOS I. C., the CD4093, which has rise/fall times of 40ns, 
and a propagation delay of 80ns. The penalty paid for the speed advantages exhibited by 
these 5V chips lie in their inherent lower noise immunity. In addition the 5V logic signals 
will need to be converted to 15V at some stage in the drive circuit to allow interface with 
the power MOSFET, unless logic level MOSFETs are used, which are however less 
desirable in terms of noise immunity and have a higher on-state resistance for an 
equivalent chip size. 
5.4.2. b High Current Output Stage Selection. 
As mentioned above, the output current of the drive stage must be large enough 
to drive the power MOSFET, either directly or through a further current amplification 
stage. At the same time it must accept 5V logic at its input and provide high current 15V 
logic to drive the power MOSFETs. Many driver I. C. 's are now available developed 
specifically for this purpose. In the past many designers have favoured the 8-pin DS0026 
clock driver I. C. available from National Semiconductor. This chip has two independent 
bipolar totem-pole output stages which can each source or sink 1.5A of drive current. The 
input to the I. C. is 5V logic compatible, and it may be supplied from a 0-20V rail and is 
therefore suitable as a buffer between the logic and the power MOSFET gate. The 
rise/fall times are 20ns with a 10OOpF load, and the propagation delay is 15ns. Thus the 
chip is ideal for driving medium-sized die MOSFETs at high frequencies. Its principal 
disadvantages are its high power dissipation during operation which can lead to the 
device overheating if it is used without a heatsink, and its 'thirsty' input logic '1' sink 
174 
current of 15mA maximum, a function of the bipolar-based input stage used. However the 
device is reliable and well-established, and as a result has become something of a 
standard in high-power drive circuits. 
More recently a number of CMOS-based competitors to this bipolar-based I. C. 
have come onto the market. These include the CMOS DS0026 plug-in equivalents from 
MAXIM, the MAX626, Teledyne Semiconductor, the TSC426 and from IXYS, the 
IXLD426. These chips source/sink 1.5A with similar rise/fall times to the DS0026. Their 
principal advantages as compared to the DS0026 are a more 'modem' MOSFET-based 
technology with a lower input logic '1' sink current (less than 10pA typically), making 
them easy to drive, and a low quescient current consumption. In addition other similar 
chips such as the TSC429 and IXLD4420 are available in a range of output currents from 
2.4A to 6A (per chip) and in a variety of configurations - inverting and non-inverting or 
one of each. 
Because of the MOSFET technology used, each I. C. has the output characteristic 
of a totem-pole MOSFET stage, and it is the on-resistances of these MOSFETs which 
limit the source and sink currents that each I. C. can handle. Typical output resistances 
are quoted by the manufacturers as well as the current capability of each output, but the 
author has found this data to be misleading. The MAXIM MAX626 chip has a typical 
output series resistance of 4 Ohms, the IXYS IXLD426 8 Ohms, and the Teledyne 
TSC426 10 Ohms, and this resistance will detract from the source or gate voltage during 
the sinking and sourcing of high currents, so that for example the voltage applied to the 
gate during turn-on may initially be several volts below the I. C. supply voltage. Also the 
maximum output current quoted by manufacturers, simply equal to the supply voltage 
divided by the output on-resistance, tends to be given for the maximum supply voltage, 
usually 18V, which is in any case undesirable since it approaches too close to the 
maximum gate voltage which may safely be used for a typical power MOSFET. 
Perhaps more importantly, these I. C. 's suffer from 'shootthrough, during 
switching of the totem-pole MOSFETs in the I. C. output stage, which can lead to high 
package power dissipation at high frequencies. In consequence, as the temperature of the 
I. C. rises above room temperature, the resistance of the output MOSFET totem-pole 
stage of the chip rises in a characteristic MOSFET manner, such that for example the 
output resistance of the MAXIM 626 I. C. rises from 4 to 20 Ohms and the peak current it 
may supply falls accordingly. All these CMOS-based I. C. 's have been tried by the author 
with little success, particularly in terms of their thermal performance which is far worse 
than the DS0026 due to shootthrough problems, and their limiting output impedance 
which at high frequencies can severely limit the peak currents they may supply. Finally 
propagation delays input to output exceed those of the bipolar-based DS0026 by 20-80 ns. 
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The Siliconix D469 chip is another, slightly older, CMOS device. It contains four 
buffers, each of which may be configured as inverting or non-inverting. However the 
supply voltage is limited to a maximum of 14V and each output is capable of only 0.5A, so 
that applications may be restricted. 
More interesting are a new series of driver I. C. 's introduced by Unitrode to 
replace their rather old but reliable UC1707, which has more-or-less similar 
characteristics to the DS0026 but has not been tested by the author. This new series of 
I. C. 's, the UC1708, the slightly older UC1709, and the UC1710 and 1711 all use bipolar 
technology like that of the DS0026 to produce high-current driver chips with small 
propagation delays and no shootthrough or output impedance problems. On the other 
hand they have a low input impedance and therefore are as 'thirsty' as the DS0026, 
meaning that at high frequencies they may have to be driven from a buffer chip or a 
number of logic gates in parallel. The chips are designed for a range of output currents 
from 1.5A up to 6A, and each chip features protection circuitry including thermal 
shutdown. In addition the UC1711 is optimised for low propagation delays between input 
and output (1.5A output, propagation delay of 10ns), the UC1709 is DS0026 compatible 
(1.5A maximum, propagation delay of 30ns) the UC1710 is optimised for high currents 
(6A maximum, 30ns propagation delay), and the UC1708 is a cross between the UC1710 
and 1711 (propagation delay of 25ns and a maximum current of 3. OA). 
One noticeable disadvantage of these chips is the sensitivity of the output 
transistors to oscillations of the gate voltage. These oscillations, which are difficult to 
avoid in high-current drive circuits without hybridisation, will tend to cause an overshoot 
above the supply voltage on the I. C. output unless it is clamped by diodes (see figure 
5.10). The result of this overshoot is the reverse conduction of the output bipolars and, 
owing to the devices' excellent protection features, shutdown of the I. C. For this reason 
Unitrode market a quad diode array to put directly after the driver chip - the fast 
Schottky diodes it contains are sufficient to clamp the voltage across the driver I. C. 
output for medium output currents. However the author has had problems when 
attempting to use, for example, the UC1710 6A device with a 6A peak output current- 
the oscillations inevitably caused by stray inductances and the very low output 
impedance of the chip prevents the chip operating without overshoot at the output and 
consequent shutdown. It is not envisaged that the I. C. may be used up to its full current 
capability without special circuit arrangements to reduce stray inductances, such as a 
hybrid implementation of the MOSFET and driver. Indeed this fact is specifically stated 
by Unitrode (Andreycak, 1990). 
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Lastly one other type of driver I. C. exists, which is specifically designed to drive 
MOSFETs in the arm of a bridge (figure 5.11). In order to provide the necessary floating 
gate-source voltage for the upper MOSFET, the IR2110 creates a floating high-voltage 
supply using a capacitance and diode supplied by the user which creates a 'bootstrap' as 
shown in the figure (using D, R, and Cupped- In this way, when the lower power MOSFET 
Q2 is on, current from the supply rail VCC charges up the upper supply capacitance 
Cupper via the diode, which must be rated for a slightly higher voltage than the power 
line voltage. The I. C. has built-in isolation between the two power rails, using current 
sources to provide the logic signals up to the upper driver logic. In this way pulse 
transformers to drive the MOSFETs may be completely avoided, and as a result drive 
circuit performance improved. 
These I. C. 's are capable of supplying 2A per output, and have a maximum 210ns 
propagation delay input to output. They are CMOS technology based, and therefore have 
a similar high input impedance characteristic to the CMOS drivers described above, and 
exhibit similar thermal characteristics. While the High Voltage Integrated Circuit 
(HVIC) technology used for this I. C. and others looks promising, these I. C. 's are only 
rated for 500V isolation between upper and lower MOSFETs, and therefore do not meet 
off-line safety specifications if the logic circuit is to be grounded to the secondary. In 
addition they are rated only to a rate of change of voltage of 1OV/ns on the MOSFET 
drain-source, which may limit their application at high frequencies. As a result they have 
been used by the author but not specifically for this application. 
5.4.2. c Summary 
To summarise, when concerned with the selection of gate drive components for 
speed and propagation delay optimisation, it is clear that low-level logic and driver I. C. 's 
are definitely available for use at frequencies in the MHz range. 
A clear choice of the 74HCT-series CMOS logic gates has been made, and circuit 
layout must assure the elimination of 5V noise problems. 
Of the high-current driver I. C. 's currently available on the market, the Unitrode 
range of chips have the most advantages and the least disadvantages. However, where 
drive circuit efficiency is important and operating frequencies are 1MHz or above, any 
driver I. C. will not be particularly well suited, and the designer may be better off in the 
long term designing his own circuit with discrete components. Additionally, for very high 
current (greater than 4A peak) high-frequency driver applications, such as a large-die 
(size 4 or 5) MOSFET driven above 1MHz, or even several MOSFETs in parallel at lower 
frequencies, stray inductances will tend to prevent the use of any driver chip on its own. 
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Otherwise the driver I. C. 's represent a simple, easy to use, and relatively cheap solution 
to drive circuit design at high frequencies. Table 5.1 summarises the properties of a 
selection of these I. C. 's. In the application to off-line high-frequency converters, however, 
a discrete amplifier stage will be opted for, as described below. 
5.4.3. Off-line operation considerations for the hig_h-current output stage 
The above section considered general high-frequency drive requirements and 
selected as a consequence the combination of a high performance logic stage and a high 
current discrete ampliftcation stage for the 1MHz application. This section considers the 
impact of an off-line requirement on the high-current output stage. 
5.4.3. a Drive circuit isolation 
W Drive Circuit Considerations 
In the commonly-used half-bridge topology the upper MOSFET in the bridge arm 
has a floating source which varies in voltage between ground and the line voltage rail. 
Therefore any drive for this MOSFET must provide a signal on the gate with respect to 
this source. Hence the gate signal must be isolated from the voltage rails of the logic 
supplying the gate drive command. Methods of isolation include opto-isolation, galvanic 
isolation (through a pulse transformer), and capacitive isolation as used by the IR2110 
described above. However, in order to avoid two series of isolation, both in the drive 
circuit to the upper MOSFET, and for the feedback error voltage from the secondary of 
the converter, it is desirable to ground the converter logic on the converter secondary, and 
isolate from the primary MOSFET gates to the secondary low-level logic. This effectively 
prevents the use of some fast opto-couplers or the IR2110, which are not rated to mains 
isolation specifications. 
Indeed, the difficulties of using a reasonable-cost optocoupler at high-frequencies 
in a bridge configuration, demanding in any case a floating supply for the opto-coupler 
secondary, far outweigh the device's usefulness. For this application a pulse transformer 
is a common alternative, and in order to match the drives of the lower and upper 
MOSFET a pulse transformer should be used for both. This allows the remainder of the 
logic circuitry to be grounded to the secondary output, hence obviating the need for 
further isolation circuitry. This grounding approach was adopted by the author since all 
medium power resonant circuits considered use the half-bridge or bridge topology. It is 
also compatible with the need for a floating buck MOSFET drive circuit. The scheme is 
shown in figure 5.12. 
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(ii) Start-up considerations 
One other consideration associated with isolation in an off-line converter 
circuit is the method used to start-up the converter when mains voltage is first 
applied at its input. Although this is not especially a high-frequency 
consideration, it may certainly effect the converter's size and weight-for example 
many low-frequency commercial converters use a small 5OHz transformer to 
provide power to the logic circuitry all the time the converter is running, in order 
to start-up the converter easily and so as to eliminate the need for an auxiliary 
winding on the power transformer to provide logic power after start-up. This 
5OHz transformer is normally bought from a high-volume manufacturer and 
tends to be extremely cheap, therefore fully justifying its use where size and 
weight is not a great priority for the converter. However, for a high-frequency 
converter the 50Hz transformer would be prohibitively large and another solution 
must be found. 
If the logic circuitry is to be based on the secondary, as illustrated in 
figure 5.12, then a method must be found to get power to this logic during the 
start-up interval, typically during the first 10-20ms of converter operation, in 
other words an isolated supply that works during start-up is required. Integrated 
Circuit start-up controllers such as the SG1540 provide one elegant solution to 
this problem. This I. C. provides power during the start-up period through a small 
pulse transformer running at a high fixed frequency. The power is derived 
directly from the mains rectified line voltage, and the user furnishes an 
appropriately-designed pulse transformer to use. The high-frequency pulses 
provided by the chip are rectified and filtered on the transformer secondary and 
may be fed directly into the low-level logic supply lines. Under-voltage lockout 
protects power from being delivered to the logic circuitry until a decoupling 
capacitance on the primary has been charged sufficiently to provide the energy 
necessary to keep the logic, command, and driver circuits functioning during the 
start-up time. If the start-up time and capacitor are chosen correctly, the output 
voltage of the converter will have built up to its steady-state value before this 
time is over, and the control chip will then shutdown, consuming thereafter a 
negligible amount of power from the line voltage, since the decoupling capacitor is 
then isolated from the line voltage by a switch internal to the I. C., and cannot 
continue to charge. If start-up is not successful, then the I. C. will reset and 
continue to attempt start-up until it is successful. 
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While this is an elegant solution to the start-up problem, the cost of this 
type of I. C. is relatively high. Instead it was decided to adopt a second solution, in 
which a small discrete dc-dc converter supplies low-level logic power continually 
and not just at start-up. The principal justification for such a separate circuit is 
that the consumption of the low-level logic is relatively high due to the high 
switching frequency of operation and the resulting gate drive consumption. Hence 
the efficiency of the separate converter may be relatively high compared to that of 
such a converter handling small amounts of power, and the overall cost of the 
system is significantly lower than that of an I. C. -based start-up supply plus 
additional auxiliary winding on the main power transformer to provide power 
after start-up. In addition, a discrete design allows the use of a high-frequency 
resonant converter and the resulting design, adapting a simple low-cost 555 timer 
as the regulating and driving I. C. for the converter, ensures low-cost and high 
efficiency and functions from 160V de at the converter input. The converter used 
is a zero-current-switched quasi-resonant flyback converter operating in 
discontinuous mode. The circuit diagram showing this approach is given in 
figures 5.13(a) and 5.13(b) and a detailed discussion related to its design is given 
in Chapter 6. 
5.4.3. b Summary 
This section has adopted the use of a low-level logic circuit based on the 
secondary of the converter for the drive and control circuitry. A small power supply for 
this low-level circuitry has been defined. The next two sections consider the MOSFET 
drive circuits which interact between the high current amplification stage and the power 
MOSFETs themselves. 
The use of pulse transformers to isolate and drive the power MOSFETs requires 
special considerations which are outlined below. 
5.4.4. a Duty cycle requirements 
The use of a pulse transformer as an isolating element affects the design of the 
driver itself because care must be taken to avoid transformer saturation. The type of 
effect depends on the nature of the signal required, as outlined below, where a number of 
isolated drive schemes are considered (figure 5.14). 
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(a) A fixed duty cycle below or above 50% for a single or double-ended 
converter. 
This requirement poses no difficulties for the pulse transformer and the 
logic signal may be put through it via a semiconductor switch (open circuit in its 
off-state) (figure 5.14(a)). For duty cycles above 50% it is preferable to add a reset 
winding to the pulse transformer controlled by a second device (such as a diode). 
In order to avoid this it is possible to divide the logic command, at half the desired 
operating frequency, into two as shown schematically in figure 5.14(b), and drive 
opposite ends of the primary winding with the two signals. In this way the drive 
signal is effectively made into a pure ac signal and rectified on the pulse 
transformer at twice the original switching frequency, providing automatic core 
reset. This kind of divide-by-two function is performed by all double-ended PWM 
control I. C. 's, for example. For this approach a secondary clamping device such as 
that shown must be used to provide the turn-off signal. 
(b) A variable duty cycle below or above 50% for a single or double-ended 
converter. 
For a variable duty cycle this again poses no problem for the pulse 
transformer design providing a reset winding is used above 50% duty cycles 
(figure 5.14(c)). However care must be taken to eliminate problems due to 
variable core reset times arising from the variable duty cycles applied. Because 
the reset winding must be designed for the largest duty cycle applied, at lower 
duty cycles the core will reset before the end of each period, after which an 
oscillation tends to occur between the pulse transformer leakage inductance and 
parasitic circuit capacitances. This oscillation appears on the transformer 
secondary and may effect the MOSFET gate or the associated secondary circuitry, 
necessitating a protection circuit 'block' as shown in the figure. Again an 
alternative option is to divide the drive command by two, and to put the 
complementary logic signals into opposite ends of a pulse transformer as 
described above, figure 5.14(b). Then such core reset problems are avoided. 
Finally the signal may be converted into a series of fixed duty-cycle pulses 
which are fed into the pulse transformer and summed on its secondary by the 
MOSFET gate capacitance (figure 5.14(d)). This allows the pulse transformer to 
be designed at the higher pulse frequency rather than the switching frequency. In 
order to allow the pulse to be summed, a diode blocks the discharge of the gate in 
the absence of a pulse. This is then bypassed by a parallel switch commanded by 
the transformer in synchronism with the 'off signal. 
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Each of these options will be useful for different applications depending 
on other requirements, some of which are discussed below under the next two 
subheadings. 
5.4.4. b "Indefinite" on or off-state 
An indefinite'on' or'off time is usually needed for military or space applications 
in which, under shutdown conditions for example, the power MOSFETs must be 
maintained in an off-state for a long time. Considering an N-type MOSFET, for this kind 
of application it is insufficient to clamp the MOSFET gate to zero. Heavy ions impinging 
on the MOSFET may lead to its spurious turn-on, unless it is actively maintained off by 
charging the gate to a negative voltage. Therefore the gate voltage must continually be 
refreshed in the 'off state, meaning that a 0% duty cycle output is required of the 
MOSFET turn-off driver. Other applications requiring 100% duty cycle drives include 
current-fed converters, in which all MOSFETs are driven 'on' during a short circuit 
condition, and overcurrent protection input switch applications-in which a protection 
switch is placed in series with the converter input and left 'on' during normal operation, 
but is modulated with a variable duty cycle during overcurrent conditions in order to 
control a constant current flow into the converter. 
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The 100% duty cycle fully'off or 'on' requirement has an impact on the design of 
the pulse transformer for the driver. Fortunately a solution exists in the form of the 
circuit of figure 5.14(e) in which, as previously discussed, the duty cycle logic signal is 
converted into a train of pulses. In this way any duty cycle up to 100% may be transferred 
through the pulse transformer without problems, the true duty cycle being summed by 
the gate of the MOSFET on the secondary. 
5.4.4. c Negative gate drive 
A negative off-state on the gate voltage is highly desirable for space and military 
applications, because radiation impinging on the MOSFET will gradually lower the gate 
threshold voltage towards zero volts and hence there is little guarantee that the 
MOSFET will stay off after a certain dose has been accumulated. More conventional 
applications require a negative gate voltage in order to suppress the effect of the high 
rate of change of drain voltage on the MOSFET gate, and to prevent failure of the 
MOSFET by spurious turn-on as described in section 5.3.2, a significant problem for high - 
voltage bridge off-line driver applications. Figure 5.15 shows possible primary and 
secondary configurations which may be used to achieve a positive and negative drive 
circuit output. Figure 5.15(a) shows a pulse transformer generating positive and negative 
signals which is the most simple method to obtain the required negative gate voltage on 
tum-off. It is applicable if it is not desired to drive the gate voltage to different voltages 
and if the gate commands are clean at the secondary of the transformer. However the 
solution is only suitable when the positive and negative gate voltage 'on' times are the 
same-in other words for a fixed 50% duty cycle application such as an unregulated 
double-ended converter. Otherwise during the off time of both signals a negative voltage 
is not applied to the gate. 
Figure 5.15(b) shows a second possible solution in which the positive and negative 
power supply is provided by an auxiliary winding on the converter power transformer. 
This solution reduces the power that must be transferred to the power MOSFET gate 
through the pulse transformer but introduces a start-up problem because the auxiliary 
supply is not available before the converter MOSFETs are turned on. 
The circuit of figure 5.15(c) uses a tapped pulse transformer to provide the 
negative voltage on the secondary. In this way low-power switches may be placed on the 
secondary and used to clamp the MOSFET gate to the negative voltage rail, as shown in 
the example illustrated in the figure. This solution is a simple one which also allows the 
use of a MOSFET as clamping device making it particularly suitable for high frequency 
applications. A protection zener on the clamping MOSFET may be necessary to prevent 
an overvoltage on its gate, before discharge of the power MOSFET gate, during the 
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clamping interval (see the example of figure 5.17(d) later on in this section). Like in the 
circuit of 5.15(b), the only disadvantage with the circuit is that the negative supply for 
turn-off will not be fully charged during the first few cycles of operation. However, here 
this disadvantage may be overcome with a circuit on the secondary which inhibits driving 
of the power MOSFET before the negative supply is established; and this circuit may 
itself be avoided if the fact that the gate is clamped only to zero and not negative during 
start-up is not problematic. 
Figure 5.15(d) shows a pulse train circuit in which an 'on' train (A) continually 
reinforces the positive gate voltage during the on time. When the on time is over, the 'off 
state command is also converted into a series of pulses (B) which are in turn put through 
a second pulse transformer to provide a negative voltage command to the power MOSFET 
gate. MOSFETs Q2 and Q3 are necessary in order to block the influence of one 
transformer secondary on the other. This solution allows any duty cycle to be used, as 
well as allowing the pulse transformer to be designed for the high pulse frequency as 
mentioned above. It is however more complicated to realise in practice than the other 
drive circuits shown. 
5.4.4. d Summary 
This section has outlined some of the problems peculiar to the design of drive 
circuits for use with isolating pulse transformers. A number of possible circuits for the 
high-power amplification stage of the driver have been considered. The next section 
discusses practical aspects of these circuits with a view to a final choice of drive circuit 
This section illustrates typical drive circuit options for the buck-fed half-bridge 
gap-resonant converter. 
A number of isolated drive circuits are considered in this section which may be 
used for the converter. Two kinds of drive circuit are required. a 0-100% variable duty 
cycle isolated drive for the buck converter MOSFET, and a <50% fixed duty cycle double - 
ended complementary drive for the half-bridge MOSFETs. The buck MOSFET may be 
driven from 0-10V with a hard clamp to zero volts at turn-off, since the buck converter 
operates at a lower frequency than the bridge converter with lower rates of change of 
current and voltage, since it may be driven by a higher impedance (slower) gate drive 
circuit. However the half-bridge converter is particularly susceptible to the gate-drive 
problems outlined in 5.3.2. above, being a high-frequency environment in which high rates 
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of change of drain voltage are seen with respect to time. There is therefore a need for a 
negative gate voltage at turn-off. 
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5.4.5. a 0-100%, 0-10V variable duty cycle buck drive circuits 
The various alternative circuits which may be used for this application 
are illustrated in figure 5.16. The duty cycle command must in all cases be divided up in 
order to allow it to be passed through the drive pulse transformer. 
The circuit shown in figure 5.16(a) uses the complementary signal 
produced by a divider or a double-ended control I. C. to allow the variable duty cycle 
signal to be passed through the pulse transformer. The capacitor C takes up any 
unwanted differences in the volt-time signals of the I. C. or divider outputs. The divide-by- 
two produces a signal at half the frequency of its input command and each output has an 
ideal maximum duty cycle of 50%: the rectified signal then has a maximum duty cycle of 
100%. Diode D3 and pnp transistor Q1 produce a very low impedance short turn-off 
clamp to ground during the off-time of the logic command, preventing a voltage greater 
than the base-emitter voltage drop on the gate. 
Figure 5.16(b) shows a forward converter-based drive circuit with a reset 
winding to allow a duty-cycle on the MOSFET gate in excess of 50%. In fact true 100% 
duty cycle is not possible with this circuit because the reset winding must be allowed to 
carry current for a finite time during each cycle to reset the core. As mentioned in 
5.4.41(b) above, great care must be taken that at low duty cycles, the oscillation at end- 
of-reset between leakage inductance and parasitic capacitances does not bring about the 
turn-on of the power MOSFET. Oscillation will occur on the pulse transformer about zero 
voltage on the secondary, meaning that the secondary voltage will go slightly positive. 
Although this oscillation may be damped with the snubber R1-C-D shown, this is lossy 
and is also difficult to design reliably due to the required prediction of the leakage 
inductance and the parasitic capacitance values. Therefore the MOSFET Q2 is used in 
conjunction with the zener Z1 to select the turn-on voltage for the secondary switch, thus 
preventing small positive voltages from appearing on the power MOSFET gate. Q3 
provides a low-impedance during the power MOSFET off-time as in figure 5.16(a). The 
base of this device must be used in series with a resistor R2 because the pulse 
transformer voltage otherwise seen across the base-emitter junction of Q3 will tend to be 
large during the reset interval. 
Because the circuit does not rely on the speed of turn-off of Q2 for fast Q1 
turn-off, a resistor is added gate to source of Q2 to allow it to turn off, whereas the diode 
D3 prevents excessive gate-source voltages on Q2 during reset of the transformer. 
This circuit is generally useful where it is desired to interface directly 
between low power 15V logic and the power MOSFET without the use of a driver I. C. The 
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forward converter shown is capable of supplying very high currents to the MOSFET 
gate, provided that the pulse transformer leakage inductance may be sufficiently 
reduced (section 5.6.5). 
Figure 5.16(c-e) shows three variations on figure 5.16(a) and (b) in which 
the same primary drive circuit may be used-that is either a forward converter or a logic 
I. C. -1-2 block operating at half the switching frequencyýbut in which the high current 
stages of the circuit are confined to the secondary of the pulse transformer. In this way 
the pulse transformer leakage inductance plays a less important r8le in determining the 
speed of the drive circuit. As such these schemes are useful for off-line converters in 
which the required winding isolation between primary and secondary will increase the 
pulse transformer leakage inductance above normal values. 
In 5.16(c), a supply voltage for the driver I. C. and/or the totem-pole 
MOSFETs or bipolars is generated from the rectified logic signal, energy being stored in 
the capacitance C. While the pulse transformer is furnishing all the drive energy, the 
speed at which the capacitor C is charged during circuit start-up is not important 
provided precautions are taken to prevent the supply of power to the buck converter 
MOSFET before sufficient voltage is built up on C to enhance it properly. 
Rl and Dl are necessary if the forward converter-type primary drive 
circuit is used, to prevent damage to the high current driver I. C. (if present), during core 
reset. R1 transmits the logic level signal to the I. C. and/or totem-pole MOSFETs or 
bipolars. 
Figure 5.16(d) shows a second option for driving the power MOSFET from 
a secondary circuit, in which the pulse transformer and diode D2 supply start-up power 
to the driver I. C. and/or totem-pole, after which an auxiliary supply from the converter 
power transformer provides the necessary power, reverse biasing D2 so that the pulse 
transformer continues to supply the logic signals only. 
Figure 5.16(e) (Repp, 1989) shows a variation on the above arrangement, 
in which a high voltage auxiliary supply is used for the totem-pole MOSFETs only. This 
allows speed limitations introduced by parasitic resistances and inductances in series 
with the power MOSFET gate to be overcome with a high drive circuit source voltage. Q1 
is configured so that it initially saturates but then comes out of saturation to work as a 
source follower when the gate of the power MOSFET being driven is charged to the level 
of the gate-voltage of Q1 minus the threshold gate-source voltage of Q1. If the pulse 
transformer supplies 15V (maximum) logic to the driver I. C., the power MOSFET (Q3) 
gate will then be charged from the high auxiliary supply voltage very rapidly until it 
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reaches around 8V, thus allowing a fast turn-on, and then will be charged more slowly as 
Q1 begins to come out of saturation, being eventually limited to around 12V. Note 
however the fact that towards the end of each turn-on or off switching interval, Q1 will 
cease to be properly enhanced which will increase its on-state losses; and that the driver 
IC must have two outputs in anti-phase leading to a greater complexity of the circuit. 
5.4.5. b Summary 
This section has discussed a number of practical implementations of the 
principles described in sections 5.4.3 to 5.4.4 for the buck MOSFET drive requirement. 
For the 200kHz buck converter described in this thesis, the drive circuit of figure 5.16(a) 
was considered to be the most appropriate. This circuit provides the required low gate-to- 
source impedance for the turn-off interval of the MOSFET, and also makes efficient use 
of the high-current capabilities of the PWM current-mode control I. C. envisaged for this 
application. The circuit is thus economical and simple to implement in a commercial unit. 
It requires no complicated start-up circuitry and the relatively low-frequency of operation 
of the buck MOSFET (200kHz), is unlikely to present problems in terms of pulse 
transformer leakage inductance or layout parasitics. The implemented control circuit is 
described in full in chapter 6 section 6.2. 
5.4.5. c 0-50%, -5 or -10V to +10V fixed duty cycle bridge drive circuit 
This kind of drive circuit is required for the half-bridge gap-resonant 
converter, and hence two complementary drive circuit outputs are required, with a gap 
between the two. The various alternatives are pictured in figures 5.17. Here the most 
important feature of the drive circuit is to achieve a negative gate voltage for safety 
against high-frequency damage or spurious turn-on of the power MOSFETs. At the same 
time the circuit must provide a low output impedance at turn-on. Because this drive 
circuit is more difficult to realise, more sensitive to noise and parasitics, and because its 
source and sink impedances are extremely important, it was decided to construct many of 
the circuits to test them in practice-as a result the values for each component is listed in 
Figure 5.17. 
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Figure 5.17(a) shows a simple drive circuit to provide complementary 
positive and negative gate pulses to the gates of Q1 and Q2, the two half-bridge power 
MOSFETs. During the off-time of both outputs A and B, the transformer is short- 
circuited by the control or driver I. C. and therefore Q1 and Q2 remain off. However while 
this circuit is simple, the short-circuiting of the pulse transformer does not constitute a 
true low impedance due to the leakage inductance of the pulse transformer (especially in 
off-line applications where the primary and secondary may not be wound too close 
together due to isolation requirements), and certainly the lack of a negative voltage 
during the converter gap-time when high rates of change of voltage are seen on the 
MOSFETs' drains make the drive circuit inappropriate for use at high frequencies. 
Figure 5.17(b) shows a pulse drive circuit which converts the duty cycle 
command into a series of high-frequency fixed duty cycle (<50%) positive and negative 
pulse trains to provide the positive and negative gate signals required (Weinberg et al, 
1985). The logic generating the pulses is configured to allow the power MOSFETs to turn 
off part-way through a pulse. Normally only two pulse transformers are necessary, each 
with two secondaries in anti-phase to drive Q1 and Q2 with complementary signals. 
However because of the 'gap' required in the drive for the half-bridge gap-resonant 
converter, this arrangement cannot be used and four pulse transformers are necessary 
instead, as shown. The drive circuit allows 100% duty cycle on each MOSFET, although 
this feature of the circuit is unlikely to be used in this particular application. 
Additionally the pulse transformers may be designed at the high pulse frequency, as 
mentioned previously. However the circuit is fairly complex and expensive to realise due 
to the number of pulse transformers required. In addition the number of pulses in each 
drive signal cannot be raised too high without requiring very fast voltage edges and small 
pulse widths which have an impact on layout, IC's used and so on. 
Figure 5.17(c) shows a combination of the circuits of figures 5.16(c) and 
5.15(b), in which the pulse transformer supplies both an auxiliary positive and negative 
voltage and the command signal to the drive circuits based on the secondary, thus 
dispensing with the need for an auxiliary winding and centre-tapped pulse transformer 
used in figure 5.15(b) by creating a double-ended version of figure 5.16(c). Here a forward 
converter is shown on the primaryýthis may be replaced with a drive I. C. or any other 
means of supplying an a. c. voltage. The circuit also shows diodes D1, D2, D5 and D6 
which are necessary to provide start-up power to the transformer secondary circuitry. 
Consider the upper circuit, since the circuits for power MOSFETs Q1 and Q2 are the 
same. The arrangement consisting of zener diode Z1, transistors Q7 and Q8, and so on, is 
necessary to prevent under-voltage enhancement of the power MOSFET Q1 at start-up, 
which could lead to excessive dissipation in the MOSFET. During undervoltage 
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conditions, the transistor Q7 is off and Q8 is on, pulling the base of transistors Q5 and Q6 
to zero and hence turning Q6 on. The gate of MOSFET Q1 is thus held at a negative 
polarity on undervoltage. When the voltage across the zener Z1 rises to the required 
level, the zener breaks down, supplying current to the base of Q7 and hence removing the 
clamp on the MOSFET gate, -such that the driver functions as normal. Resistor R13, 
diode D9, and zener Z2 are necessary to provide hysterisis when Q8 turns off, by 
supplying extra current into the base of Q7 to prevent it from turning off immediately 
after the drive circuit turns on, when the voltage across the decoupling capacitor C1 will 
tend to fall as it provides current for the gate of the power MOSFET Q1. In addition Z2 
provides the only method of turning off Q7 should the secondary rail voltage fall below a 
given limit (determined by Z2, R2, and the characteristics of Q7). The drive circuit itself 
is of interest, being relatively simple to use, but it suffers from the requirement for an 
undervoltage protection circuit during start-up for each power MOSFET driven. 
Also, with the forward converter primary driver, care must be taken that 
the capacitor supplying the negative voltage to the power MOSFET gate (C2, C4) is 
adequately supplied by the pulse transformer magnetising current, since this works in 
flyback mode to charge the capacitor each cycle. Therefore the pulse transformer 
magnetising inductance must be sufficiently small to allow the build-up of primary 
magnetising current without saturation. This leads to a design using low permeability 
magnetic material such as 4C6 from Philips, and several more turns on the transformer 
than required for a typical Manganese-Zinc ferrite pulse transformer such as 3F3 - hence 
the drive losses increase compared to other circuits. 
The circuit shown in figure 5.17(d) has been used extensively by the 
author to drive large MOSFETs at frequencies exceeding 5MHz, due to its simplicity and 
high-frequency capabilities. Circuit W shows the basic implementation. The two 
MOSFETs Q2 and Q3 are driven directly by a driver I. C. or control I. C. with a reasonably 
high current capability, and are arranged in a totem-pole configuration. Zener Z1, 
Schottky diode DI, resistor R1 and capacitor C1 are used to prevent simultaneous 
conduction of the two totem-pole MOSFETs during the turn-on of the power MOSFET. 
The way they work may be explained as follows. 
When the output of the I. C. is at zero, Q3 is on and Q2 off, so that the 
MOSFET Q4 is on, shorting the gate-source of the power MOSFET to a negative voltage 
(-5V in the figure). During this interval capacitor C1 charges rapidly up to the supply rail 
voltage minus the voltage drop across zener Z1. Z1 is sized so that when fully charged, 
the voltage across C1 is slightly larger than the difference in threshold voltages between 
Q2 and Q3 with respect to the ground rail. For example, if the positive supply rail voltage 
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is 1OV, and the maximum threshold of Q3 is -4V from gate to source, its threshold voltage 
will be at 6V with respect to ground; at the same time the minimum threshold of Q2 may 
be taken as 2V above ground, for example. Hence C1 should be allowed to charge to a 
voltage a little larger than (6-2)V, say 4AV, giving Z1 as a standard value 5.6V zener. 
When the output of the LC rises to the threshold voltage of Q2, the 
voltage across capacitor C1 will ensure that the MOSFET Q3 will already be off and no 
shootthrough will occur. 
As the gate voltage of Q2 continues to rise after this point, capacitor C1 
discharges through diode D1 into the supply rail. When the gate of Q2 is once again 
driven low by the driver or control I. C., the gate of Q3 is thus initially low, because the 
voltage across C1 is zero. This allows full enhancement of MOSFET Q3 for the short time 
in which it conducts current into the drive circuit secondary to turn on the power 
MOSFET Q1, but unfortunately also allows shootthrough to occur during this second 
switching interval because C1 is discharged. Nevertheless, the shootthrough has been 
eliminated during the interval in which Q2 is first turned on, and it is this MOSFET 
which must carry the full turn-on gate current and therefore must be fully enhanced to 
ensure good drive circuit performance. In contrast, the MOSFET Q3 carries only the gate 
current of MOSFET Q4, and hence a small amount of shootthrough-induced feedback 
voltage on the its source will not diminish the overall drive performance, apart from the 
loss induced by the shootthrough. 
If it is desired to completely overcome this shootthrough problem, or if the 
totem-pole is to be used in a circuit in which both MOSFETs conduct equally high 
currents, the circuit described above may be modified to that shown in figure 5.17(d)(iii). 
Here the driver/control I. C. is supplied from a negative voltage with respect to the source 
of Q2. This allows the capacitor C1 to remain permanently charged to the required 
voltage to prevent shootthrough in both switching intervals, whilst at the same time 
allowing the MOSFET Q3 to be fully enhanced at turn-on, something which is not 
possible in the circuit of figure 5.17(d)(i). Diode D1 is necessary to block the forward 
conduction of zener Z1. When Q2 is turned off, its gate-source voltage falls from +10V to 
-6V (in the example), and the gate of Q3 is pulled down to zero volts, so that it is 
enhanced by 1OV. However, before this occurs, when Q2 turns off at a gate voltage of 
between 2 and 4V with respect to ground, the gate voltage of Q3 is at -2V to OV with 
respect to the source, that is it is still off. Hence Q2 turns off just before Q3 turns on. 
Similarly when Q2 is turned on, it is enhanced to +10V, after Q3 has been turned off by 
the voltage on the capacitor C1. 
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Figure 5.17(e) shows a novel approach to some of the problems 
encountered in drive circuits, mentioned previously (Weinberg 1990b). This circuit uses 
the pulse transformer as a coupled inductor, in order to obtain a current-source driver 
output (that is with a very high output impedance) at turn-on. This has many inherent 
advantages for the driver. Firstly the driver may source a predetermined amount of drive 
current independent of the parasitic elements in circuit, such as series resistances or 
stray inductances. This means that any voltage developed across MOSFET source and 
gate inductances (see section 5.3.1) will have no effect on the performance of the driver, 
and that the driver will therefore not be sensitive to MOSFET device packaging provided 
that the stray inductances are much lower than the pulse transformer secondary 
magnetising inductance. 
Secondly, the turn-on switching interval will involve a charging of the 
MOSFET capacitance by the pulse transformer secondary magnetising inductance, 
behaving as a low resistance current source, and the MOSFET capacitance. The charging 
of the capacitance will take place practically without loss. This means that all the energy 
taken from the supply will end up in the MOSFET gate-in contrast, during the 
switching on of a 'classical' driver circuit one half of the total energy transferred to the 
MOSFET gate capacitance, that is 1/2CVf, is lost in series resistances. During turn-off, 
this 'new' driver does still short-circuit the MOSFET gate capacitance however, and 
hence the energy stored in the gate capacitance, 1/2CV2f, is still lost. Therefore this circuit 
consumes one half the power of a classical circuit. To illustrate the significance of this, it 
is useful to calculate the gate drive losses of the classic and 'new' drive circuits, for a 
buck-fed half-bridge gap-resonant converter- 
For a 1MHz half-bridge converter employing two IRF450's, 
Total drive losses' "'I CfIVinit 2+V final 
21 
per MOSFET 
- where Vj,, jt , Vfinal = (initial and 
final gate voltages); Ciss " 3800pF; f= 
switching frequency = 1MHz. Therefore gate drive losses = 1.52W for a +IOV to -10V 
drive for two MOSFETs. 
New "semi-resonant" drive circuit : 
Here the drive losses will be half that of the classic drive circuit, 
gate drive losses = "52 = 0.76W for two MOSFETs 2 
AS 
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It may be seen that the losses are not negligible, and also that these kind 
of losses will rise with operating frequency and increasing capacitance. Since current 
trends indicate moves towards larger-die MOSFETs with lower on-state resistances and 
higher input capacitance (e. g. the IRF054, a 60V MOSFET with RDS(on)ý-- 15mcl, Ci.. ý 
8nF), this kind of driver solution is very promising. 
Finally it is worth noting here that a resonant drive circuit may be 
achieved with the use of the leakage inductance of the pulse transformer together with 
the MOSFET gate capacitance-this kind of solution is illustrated in figure 5.18(a). Here 
a square-wave voltage is applied to the leakage inductance Llk resulting in a half- 
sinusoid of current which flows into the MOSFET gate. The loss in this circuit is zero 
only if the impedance of the leakage inductance is very large with respect to the parasitic 
circuit resistance, such that damping in the circuit is negligible. Since the frequency of 
the resonance of the Llk-Ciss circuit is higher than that of the switching frequency and in 
fact the half-period of the resonance should equal the desired rise time of the gate 
voltage, the required impedance of the leakage inductance will tend to be small and of an 
order approaching the parasitic resistances in-circuit. It will then be difficult to achieve a 
resonant interval which saves a significant percentage of the total drive energy. Weinberg 
1992(a) gives a detailed calculation showing this is so for typical cases, and figure 5.18(b) 
shows a curve of losses in the resistor in series with the LC resonant circuit against 
inductor value, showing clearly that when the inductance is zero, the loss is 1/2CV2f = 
0.05W, and that when it is very large the losses are significantly reduced, so that the loss 
ý 1/2CV2 firRýL/c 
In contrast the large inductance of the pulse transformer secondary leads 
to low-frequency 'resonance' and hence a high Q in the 'new' drive circuit, making it a 
truly interesting circuit to use in practice. In addition the circuit does not rely on the 
pulse transformer leakage inductance to determine the resonant frequency and hence the 
precision required in the pulse transformer design will be significantly smaller. 
The drive circuit Of Figure 5.17(a) functions as follows. During the off- 
time of the bridge MOSFET, the small MOSFET Q1 is turned on and magnetising 
current builds up from zero in the core. At the turn off of Q1, this current transfers into 
the secondary and charges up the gate capacitance of the bridge MOSFET with negligible 
loss. The voltage across the capacitance is eventually clamped by the diode D2 on the 
tertiary winding of the transformer when magnetising current flows through this diode, 
thus returning excess energy to the supply. When Q1 is turned on again, a negative 
voltage is applied to the transformer secondary. Hence current flows into the resistance 
R1 and the transistor Q2 turns on, thus short-circuiting the gate-source capacitance of 
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the bridge MOSFET and discharging it to a negative voltage. In this way the gate is 
firmly clamped by the MOSFET thus ensuring that a low off-state driver impedance is 
provided as required for the half-bridge MOSFETs. The secondary circuitry is required to 
prevent turn-on of the MOSFET in the 'off 'period, when the current in the clamping 
diode falls to zero and ringing occurs. 
5.4.5. d Summary 
This section has discussed practical drive circuits and examined the 
actual drivers adopted for the buck and half-bridge MOSFETs. The buck drive circuit is 
suitable for use in combination with a control IC and makes use of the high current 
capabilities of such chips. The half-bridge circuit uses a novel resonant technique to save 
approximately one half of the power normally dissipated in driving the MOSFET. The 
turn-on of the MOSFET is achieved with a high source impedance drive such that it is 
independent of stray inductance-generated feedback and is hence suitable for a variety of 
applications, so that it may be standardised for several circuits, making it cheaper to 
manufacture. At turn-off the driver clamps the gate-source to a negative voltage through 
the pulse transformer leakage inductance, ensuring protection against MOSFET failure 
or spurious turn on in noisy conditions, particularly important for 1MHz bridge circuits. 
5.5. Diode Performance at High Frequencies 
Oscillations, parasitic components, and losses occurring in power rectifying diodes have a 
large influence on high frequency converter efficiency, its EMC characteristics, and the 
ease of realisation of the circuit. This section examines general high frequency performance 
characteristics of such diodes as well as recent advances in diode technology. Due to the 
high required output voltage in this particular converter specification, Schottky diodes, 
which are more favourable in high frequency switching applications due to their excellent 
recovery characteristics, are difficult to use. Hence their properties are discussed only 
briefly here. 
This section examines the characteristics of epitaxial rectifying diodes during 
switching intervals 
5.5.1. a Turn-on behaviour 
Rectifier diodes exhibit a turn-on phenomenon during which the diode's 
on-state equivalent resistance decreases from an initial high value to its nominal on-state 
value. Hence turn-on losses are higher than nominal on-state losses. During turn-on the 
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current in the diode varies according to: this resistance; the junction capacitance, which 
initially bypasses some of this current around the diode; and the inductance of the diode 
chip leads and the stray inductance, which determines the rate of change of current in 
the diode. Turn-on switching losses are also a function of the forward turn-on time. To 
minimise turn-on losses, diodes with fast turn-on transition characteristics must be 
employed. However this effect has not been observed to be at all significant in the 1- 
5MHz region, probably due to the bypass action of the junction capacitance in 
combination with the high speed voltage switching edges obtained on the power 
transformer, so that the high impedance of the diode at tum-on is not seen in practice. 
5.5.1. b Turn-off Behaviour. 
During conduction of an epitaxial diode, movement of minority 'holes' is 
the main conducting mechanism, and these are swept across the p-n junction of the diode 
as current flows. A certain number of these are left behind as stored charge, which is 
normally seen as a capacitance in the equivalent circuit of a diode. If the current flowing 
is gradually reduced, the stored charge is also reduced, so that if the fall of current in the 
diode was very long relative to its (data sheet) recovery time, the stored charge Q= would 
be small. In contrast, if the rate of fall of current in the device is high, then the stored 
charge, will be high, that is 
Qrr oc - CH/dt [fall] 
(5.7) 
This is a well documented property of epitaxial diodes, and leads to the 
supposition that a 'gentle' turn-off current gradient, or 'soft-switching' of the diode, will 
reduce stored charge-this has been demonstrated and used in practice in the literature 
(Divan, 1988). Many device manufacturers now give curves specifying reverse recovery 
time against rate of change of current at diode turn-off, 
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Fizure 5.19: Diode Recovejy characteristics 
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Note that the recovery time of the diode is proportional to VV5ý/dt It 
should also be noted that if the conduction time of the diode begins to approach its (data 
sheet) recovery time, the charge stored will not be as great as if the diode conduction time 
is long compared with its recovery time. Hence at high frequencies: 
Qrr oc tm 
(5.8) 
Equation 5.8 implies that diode losses, which are directly proportional to 
the switching frequency, the reverse voltage applied, and to the total charge stored in the 
diode, Qrr, will not increase at the rate first indicated by equation 5.7 as the switching 
frequency is increased, since Qrr is in itself a function of on-time. However, to limit 
losses, fast recovery diodes having low Qrr are still essential. 
During reverse recovery, a voltage spike is produced across the diode due 
to the high rate-of-change of the reverse recovery current across parasitic circuit 
inductances directly after the blocking of the diode (figure 5.19). This voltage is added to 
the normal reverse voltage VR applied across the diode, and if unattenuated, the total 
voltage VPK may exceed the diode's reverse voltage rating. The reverse voltage spike is 
usually accompanied by a ringing of the current carried by the parasitic and transformer 
leakage inductances with the diode capacitance. This is often the principal source of 
radiated noise in the power converter. 
Both the reverse overvoltage and the ringing may be reduced by the use of 
an RC snubber across the diode. While it is possible to calculate theoretically the ideal 
value of the RC snubber to add, in practice it is difficult to measure the size of the total 
inductance present in the circuit (either on the oscilloscope due to its limited bandwidth 
or with an LCR meter due to its limited accuracy) or the equivalent capacitance of the 
stored charge in the diode, since in reality this depends on the voltage applied across the 
diode. Hence the author has used a more practical design technique which must be 
applied to the fmal layout of the circuit. 
A capacitance Crnub should be chosen to restrict losses to a desired level 
at the chosen switching frequency. The value of R is then increased until the voltage 
overshoot no longer decreases. If the peak voltage obtained is not small enough to satisfy 
device derating requirements (including production variations in device characteristics), 
then the value Of Csnub must be increased and the process repeated until a satisfactory 
result is obtained. The high value of resistance which results will very successfully reduce 
the radiated noise sourced by the diode by slowing the rate of rise of current during the 
ringing of the off-state voltage. In addition the resistance will isolate the snubber 
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capacitance from the primary circuit, which is necessary in many resonant converters to 
prevent interference of the resonant operation of the circuit. 
The snubber capacitance is likely to be smaller when Schottky diodes are 
in use due to their large anode-cathode capacitance and their lack of storage time; this 
allows these diodes to turn-off more quickly and with less ringing than the equivalent 
epitaxials. However the low reverse voltage ratings and large junction capacitances of the 
Schottky diodes often prevents their use in many power converters, as stated above. 
The power losses in the snubber will be: 
P=C snubVPle f 
(5.9) 
where VPK peak reverse voltage on the diode. It should be noted 
that the point of the snubber is threefold: not only to limit the peak voltage across the 
diode but also to damp oscillation and therefore improve radiated and conducted noise 
characteristics, and to divert power loss dissipation from the diodes themselves into the 
snubber resistances, thus avoiding disadvantageous temperature dependant changes in 
the diode properties such as reverse leakage current and stored charge, which can 
themselves increase device temperature and eventually cause thermal runaway and 
device failure if diodes are not carefully heatsunk. 
5.5.2. Other E12itaxial Diode Properties significant at high frequency 
Hard vs. Soft Recovery diodes 
Figure 5.19 showed typical diode current and voltage turn-off waveforms for soft- 
recovery diodes. The period during which the diode begins to block and current rises up 
towards zero may in reality vary considerably in shape and length depending on device 
physics. It is hence possible to create hard-recovery diodes (figure 5.20) in which the 
diode 'snaps off when the current has risen to a certain value, as shown. The advantage 
of such diodes is that the area under the curve of current is smaller than that of the soft- 
recovery diode, and hence diode losses are lower. But the snap-off characteristic provokes 
significantly more noise in the converter: it is therefore likely that a larger snubber 
capacitance will be required to keep noise down to controllable levels, particularly 
bearing in mind that this noise effects the control and drive circuits and that the peak 
voltage on the diode is otherwise likely to be higher. Some manufacturers no longer make 
such diodes for converter applications due to the lack of demand. 
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Manufacturer's data sheets allow diodes to be chosen by their "Recovery Softness 
Factor" given by (figure 5.19): 
di(ik)/dt 
CS 
'ý di(b)/dt 
(ii) Junction Capacitance 
(5.10) 
The anode-cathode capacitance of both epitaxial and Schottky diodes follows the 
following relationship (Motorola 1980): 
C= Cc+ -0 ýLLR)n (1 + 00 00 (5.11) 
where C= diode junction capacitance at voltage VR, Cc = diode case 
capacitance, q, = diode junction potential, C, = junction capacitance at VR = 0, n 
variable depending on physics of the device (n= 1/3 typically). 
The value of the diode capacitance is particularly important for Schottky 
rectifiers, since it dominates their turn-of characteristics. In Schottkys the junction 
capacitance is larger because the diode chip (epitaxial layer) thickness increases to 
increase the maximum device reverse breakdown voltage. 
5.5.3. Schottky Diodes 
Schottkys share the same essential properties as epitaxial diodes, but by using a 
majority carrier rather than a minority one, the build up of stored minority carriers is 
avoided and hence no stored charge or recovery time characteristics are seen. The diode 
therefore has no forward recovery, reverse recovery or stored charge drawbacks to its use. 
Due to the use of majority carriers the device resistivity is lower than that of an epitaxial 
diode and the forward voltage drop is smaller. Also diodes may be used in parallel to 
increase current capability at the expense of increased total anode-cathode capacitance. 
However the diode itself is significantly more susceptible to reverse breakdown and its 
leakage current for a given reverse voltage is larger than that of the equivalent epitaxial 
diode. These latter disadvantages have until recently prevented the realisation of diodes 
suitable for converter output voltages larger than around 5V, Recently technology 
improvements have allowed devices supporting up to 200V to be produced (Anderson, 
1988). Such devices promise application possibilities for future high-frequency converters. 
It should be noted, nevertheless, that the forward voltage drop of such devices is not 
smaller than that of an equivalent epitaxial diode (typically LOV at 15A, 25*C for a 200V 
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30A Schottky MBR30200 and 0.85V for the BYW99-200 for the same conditions), and 
that the leakage current of such a device is significant UmA at 25*C, 50mA at 100T with 
a reverse voltage of 200V compared to 25pA and 2.5mA respectively under the same 
conditions for the BYW99-200). Hence the Schottky diode would be used only to avoid 
recovery problems and consequent additional losses in the epitaxial diode (if any, since 
snubbers may be necessary in both cases). It was also found in practice that the Schottky 
rectifier effected the operation of the resonant converter, adding additional resonant 
capacitance that appeared on the power transformer primary for certain conditions 
during the resonant switching interval. For these reasons, and their high price, those 
diodes commercially available were thought not to be sufficiently developed 
technologically to be considered for this commercial application. 
5.5.4. Summary 
This section has examined the most salient properties of rectifying diodes when 
used in high-frequency converters. It has been shown that when precautions are taken to 
design correct snubber circuits, epitaxial technology diodes will not exhibit prohibitively 
limiting losses or recovery time problems. This is aided by the inherent reduced level of 
stored charge in the diode as the converter frequency increases. However it is also clear 
that if the series inductance present in-circuit is reduced to its minimum, problems may 
arise due to the relationship between recovery time and rate of fall of current carried. 
Fortunately the buck-fed gap-resonant half-bridge converter does not require a minimum 
value of transformer leakage inductance: in fact, as illustrated in Chapter 3, this 
inductance is sometimes purposely enlarged to aid resonance. 
The final choice of rectifying diode made was a BYW99P-150, a dual diode in a 
plastic TO-3P package for easy mounting, with a 15A per diode capability at a case 
temperature of 1250C, and a ma imum reverse voltage of 150V. The device recovery time 
is 40ns and Q rT is 80nC at 1000C, 
di/dt = 150A/gs (maximum figure quoted in data sheet), 
VF < 0.85 at 100"C. The device bulk resistance is approximately 10mil. Consequent 
losses are 
P(two cliodes) - lavy-VF +I rms 
2 RB + QrTVRf 
(5.12) 
- (0.5xl2.5xO. 85 + 0.45(12.5) 
2 xO. 01+ (80x65xlE-3) x2 
- 10.625 + 1AW + 10AW - 22AW for two diodes 
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at IMHz, 12.5A, 1000C for a peak reverse voltage VR = 65V with an assumed 
diode duty cycle of 45%. 
To this must be added the snubbing losses - in this application they come to 
845mW for the two diodes with a snubber capacitor of 100pF and a resistor of 30092 per 
diode. 
Finally note that Chapter 2 described how recent techniques have made 
use of a large leakage inductance in series with the rectifying diode to produce resonant 
voltage waveforms at turn-off of the diode. This has important advantages for EMI and 
RFI levels and this kind of snubbing is effectively lossless. Similarly zero-current 
switching converters such as the zero-current, zero-voltage and ZCSQR converters force 
the current carried by the diode to zero before turn off and hence also reduce noise 
problems as well as reducing ringing and losses since the energy stored in the series 
inductances is zero at turn-off. Such techniques may be investigated if diode losses 
become prohibitive, and if the power topology is otherwise suitable; but in this application 
the losses make up 7.7% of the output power which is satisfactory. 
5.6. HIGH FREQUENCY MAGNETIC FIELD EFFECTS 
A number of magnetic fteld effects are signiftcant in solid conductors carrying current at 
high frequencies. This section discusses the skin and proximity effects in magnetic core 
windings and possible methods of reducing the resulting copper losses. Unfortunately 
there is not enough space to enter fully into all magnetic field effects, therefore only the 
most important effects will be covered in this section. Further reference may be made to the 
following: Snelling 1988(a-f); Jongsma 1982, McLyman 1978(a, b). 
The skin effect is the result of the alternating magnetic field produced in a conductor by 
an ac current. This field generates eddy currents in the conductor which flow in 
opposition to the main current in the centre of the wire, whilst flowing in the same 
direction as it on the outside of the wire. The result is increased ac resistance in the 
centre of the conductor, decreasing towards the surface of the conductor (figure 5.21). The 
'skin depth' of the conductor is the width of the outer'skin' at which the magnitude of the 
current is reduced to I/e or 37% of its magnitude at the surface. The equivalent 
resistance of the conductor may be calculated by assuming that all the current flows in 
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Figure 5.21: Skin effect in a round conductor 
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this skin only. The skin depth is constant for a given frequency, temperature and 
conductor material: 
0.0707 
t-. f =ýT 
for copper at 80OC; where pc = conductor resistivity; pc = conductor permeability; and f= 
frequency of the generating current in Hz. 
The increase in conductor resistance due to the skin effect may be avoided by using very 
thin conductors or Litz wire, as will be shown in section 5.6.3. 
The proximity effect occurs if a conductor is in close proximity to any other conductors 
carrying alternating currents. It will then experience a field generated by these currents, 
which in turn will generate circulating eddy currents in the conductor, leading to a 
change in current distribution and hence ac resistance in the conductor. The total 
influence of the proximity effect on the conductor depends largely on the physical 
arrangement of the conductor in the field and the thickness of the conductor, in addition 
to the frequency of the generating currents, the temperature, and the conductor material. 
Unlike the skin effect, the eddy currents are present whether the conductor is carrying 
current or not, one reason why push-pull topologies are not favourable at high 
frequencies, see section 5.6.3.. The proximity effect may also be seen between conductors 
of different layers in the same winding, such as a multiple-layer primary or secondary or 
the winding of an inductor. The losses that may be induced in the winding due to the 
proximity effect may exceed twenty times the losses due to the resistance seen by a dc 
current, and therefore the effect must be taken into serious consideration when designing 
high-frequency transformers. 
In addition to these effects, other losses occur in transformer or inductor windings due to 
the physical layout of the windings in the core. Windings which are in close proximity to 
a gap in the transformer or inductor, for example, will be cut by a non-perpendicular 
fringing flux. This flux non-uniformity leads to an uneven distribution of current in the 
conductor resulting in local eddy currents and losses. Conductors should be positioned at 
a reasonable distance from the gap to reduce the consequent losses (Ngo, et al, 1988). 
Similar effects occur when the conductor is in close proximity to a 'comer' of the core 
window. Other losses occur due to the presence of non-conducting copper or other metal 
in the field of the magnetic core such as shield windings between primary and secondary, 
which are again sulýect to eddy current flow. Finally eddy current loss due to current 
flow in the magnetic core itself may also occur, particularly at high frequencies-this will 
be discussed in section 5.7. 
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5.6.2. PCB track skin and proximity effects. 
Typical Printed Circuit Boards (PCB's) make use of loz copper board with a copper 
thickness of 0.035 mm, or 2oz copper board with a copper thickness of 0.07mm. Using 
equation (5.13) the 'transition frequency' at which the thickness of these standard copper 
boards is larger than twice the skin depth is: 
T= 
[P. 1414] f, d (5.14) 
where fT is the transition frequency and d is the thickness of copper on the PCB. 
fT becomes 16MHz for loz copper board, and 4MHz for 2oz copper board. Above these 
frequencies it will be necessary to widen the copper tracks by a factor F to maintain a 
constant cross-sectional area for the current being carried, where 
d F= ýA- 2A 
(5.15) 
This widening of tracks will necessarily limit the size reduction of the PCB and hence of 
the converter. 
Proximity effects in the PCB are in general small. Other PCB considerations will be 
covered in section 5.6.5. 
(i) Skin Effects in Conventional windings. 
In order to ensure that the skin effect is minimised in the winding, the measures taken 
are the same as that for the PCB board tracking. Conductors are made only as thick as 
twice the skin depth. If necessary, several of these insulated strands may be paralleled 
and twisted so that each strand spends an equal amount of length in each part of the 
conductor. In this way the average ac impedance of each strand is equal, and current will 
be forced to distribute itself evenly in the conductor. The disadvantage of such a 
technique is that a significant proportion (typically 70%) of the wire is lost in insulation 
and space. In order to limit the loss occurring, certain numbers of strands are favoured as 
being most easily wound together with a maximum use of space - three or seven wires 
are common. Such a conductor is available commercially as Litz wire in various overall 
diameters and various numbers of strands per conductor. 
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(ii) Proximity Effects in Conventional Windings. 
(a) Single Layer (simple winding) Case 
The field incident on a single layer primary winding due to the remaining conductors in 
the winding is uniform and parallel to the layer surface, as shown in figure 5.22. Eddy 
currents will flow in a similar way to the flow produced by the skin effect, but, due to the 
uniformity of the field (remembering that the skin effect is produced by a concentric 
magnetic field whereas here it is uniform and parallel to the surface of the conductor) 
current flows more on the side of the winding in close proximity to the neighbouring 
conductors. This is because eddy currents are induced in the winding which oppose the 
flow of current on the side of the conductor furthest from the generating winding and add 
to it on the other, as shown in the figure. Hence the total current remains the same but 
its distribution will be altered towards one side of the conductor. 
The proximity effect may be reduced by the use of thin conductors, and at high 
frequencies several insulated conductors must be twisted together to obtain the required 
current-carrying capability. Provided the wires are twisted so that each strand rotates 
about the centre of the conductor, the proximity effect will be reduced since current will 
be forced to flow in all parts of the conductor evenly. Such conductors are often known as 
'bunched' conductors. 
Bunched Conductors and Litz wire 
A bunched conductor ideal for reducing proximity effects will not eliminate the skin effect 
because such strands would be seen by the skin effect flux as a solid conductor, being 
equidistant from the centre such that currents will continue to flow in a skin. In contrast, 
the use of Litz wire will eliminate the proximity effect satisfactorily when it is carefully 
used: however its use is limited at very high frequencies because, as will be shown in the 
next section, analysis shows that the proximity effect imposed in each strand by the 
remaining strands will produce significant losses in the conductor (Butterworth, 1922, 
Dowell, 1966); and because, at very high frequencies, the strand size must be so small to 
be effective that the amount of insulation required renders the conductor more resistive 
than a solid wire. As a consequence Litz wire may be limited to relatively low current 
applications at very high frequencies. 
In true Litz wire, each wire travels through a helical path, spiralling into the centre of 
the conductor and out again. Often bunched conductor is sold as Litz wire, on the 
supposition that, since it consists of several groups of wires, each consisting of strands 
twisted together in a rope-like fashion, with the groups of strands subsequently twisted 
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again to form the total conductor, that the final path followed by a strand will approach 
that of true Litz wire. For this reason, however, careful note should be taken that many 
'periods' of such wire must be wound before skin effect disappears, whereas in true Litz 
wire only one period need be wound. Hence at high frequencies, where small transformer 
bobbins with small mean lengths per turn are used, only true Litz wire should be 
selected. 
(b) Multiple Layer Case 
Dowell analysis (Dowell 1966) shows that the proximity effect is further complicated 
when several layers of conductor are subject to a uniform flux from a winding. To 
understand this, a winding with several primaries must be considered (figure 5.23(a)). 
The magnetomotive force in the winding may be pictured very simply by remembering 
that this force is given from 
AMF = NI 
(5.16) 
where N= number of turns, I= winding current. 
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Therefore within one layer the MMF increases at a fixed gradient from one end of the 
layer to the other (at low frequencies), and between layers the MMF remains constant. It 
may be seen from the resulting MMF diagram in figure 5.23(b), that the complete 
transformer is composed of two symmetric halves or sections, each of which has an MAIF 
starting and ending at zero. For the purpose of this discussion, each half may be 
considered separately since their behaviour is the same. Then the current distribution in 
the primary layer furthest from the secondary will be similar to that of a single layer 
winding subject to a uniform magnetic field, as considered in (a) above, in which current 
flow favours the side of the winding closest to the secondary and the point of maximum 
MMF. However all subsequent layers will see an additional magnetic field generated by 
the previous layer's current, and this field generates a current at the side of the layer 
closest to the previous layer. Hence the current in subsequent layers will flow on both 
sides of the winding, in opposite directions, as shown in figure 5.24(a) for a non-optimised 
winding (only the eddy currents are shown for clarity). 
The MMF and hence magnetic field will always be highest at the innermost layer of the 
winding (closest to the secondary) which hence experiences larger proximity effects than 
the outermost winding. As the number of layers increases, the eddy currents generated 
become larger and hence the losses increase. The MMF is also slightly modified by the 
additional eddy currents flowing, as shown in figure 5.24(a). The exact numerical effect of 
this is given by the rather complex Dowell analysis, but the following simplifications, 
which have been developed by the author in the frame of this thesis, are useful in easing 
understanding of the effect. 
Essentially the current in any layer 'p', apart from the outermost layer (p=l), may be 
seen to decrease in an exponential fashion from its initial value (at either edge of any 
layer), towards zero. In the first layer current only travels on one side of the layer, as 
previously explained. 
If the current density in the 'pth layer at any point x along the layer height from x=0 to 
x=h is J(xXp), then J(xXp) will vary exponentially from J(o)(p) on the I. h. s. towards zero 
and then increase to a value J(hXp) at the r. h. s. such that the value of current at each 
edge of the layer is: 
J(OXp)'= - (P-')J(h)(p=l) 
(5.17) 
and 
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J(h)(p) =p J(h)(p=1) 
and the current decays towards zero (see figure 5.24(b)) by the following equations: 
I. h. s. J(x)(p)=-(p-l)J(h)(p=j)e7" 
r. h. s. j(x)(P)=Pj(h)(P=l)e7a(h-x) 
so that: 
(5.18) 
JW(p) ý J(h)(p=l)(pe-a(h-x)_ (p-l)e-M) (5.19) 
and 
Ict '5F1 J(hXp=l) ýa; ýx ý-- ä (5.20) 
where a= breadth of a conductor in m; A is the skin depth defined in (5.13); 1= total 
current flowing in the winding; F, = copper layer factor = NI%w where NI is the number 
of turns per layer; A= skin depth in m. The height of the winding is h, as shown in the 
4 -Ir 
figure, and since the analysis is made in terms of square conductors, h=2: d where d is 
the diameter of a round conductor. It is worth noting that the current will fall to 1/e at a 
depth 8 measured from the conductor edge given by: 
0.707A 
q-2F, ýFj ... (5.21) 
This equation, which represents an accurate simplification of the Dowell analysis result 
is valid only for a non-optimised winding in which h>>8. Figure 5.24(b) shows a typical 
current distribution for h= 118. The current density J in the figure is normalised to the 
peak value of the current in the p=1 or outermost layer, which is set equal to 1. This is 
done by dividing the equation (5.19) by 
INI 
It can be seen that the peak current on the ha * 
left hand side (furthest from the secondary) of the'p'th layer of the primary, will be equal 
to the peak current on the right hand side of the (p-1)'th layer; and that the current peaks 
very high relative to its dc value of 1. The above simplified expression aids the 
visualisation of the proximity effect. The curves are accurate for h>3S. 
Evidently the increasing eddy currents in the winding with the number of layers will 
increase the losses in the winding. The Dowell analysis thus produces the curve shown in 
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d- FTF 
A6N8 (5.22) 
where h= height of a square conductor; d= diameter of a bare circular wire 
I 
The parameter'p'in the figure again represents the number of layers in a winding; if the 
layers have been divided according to their AMF, so that the MMF starts and ends at 
zero in each winding section, it is possible to obtain half layers. The example shown in 
figure 5.23 would have p=5 in each primary winding, and p=1/2 in the secondary winding. 
Since the FR does not take into account the variation of dc resistance itself with 
conductor diameter, the minimum value of FR represented on the curve does not give the 
optimum conductor diameter or the lowest loss. It may be shown, however, that this 
optimum is given by the following expression (Jongsma 1982): 
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Ix 
[17.1ý 
df 
J/3 
mm opt ý cp --]Wnf (5.23) 
where bw = winding breadth in mm, N= no. of turns, n= no. of strands (for a bunched 
conductor), f= operating frequency in kHz, CP = factor depending on the winding 
arrangement: CP -1 for most windings. This expression is derived by finding the 
minimum loss in a winding subject to 'dc' frequency-independent and proximity effect 
losses only, hence assuming that the skin effect is negligible in comparison to the 
proximity effect: it may be shown that the minimum loss occurs when FR = 1.5, to which 
this given equation corresponds. (The equation assumes that the conductors are wound 
closely-packed with grade 2 insulation: foil conductors will give an optimum value of FR 
= 4/3 and dopt = CN4-9.74/Nf where CN varies from 1.19 to 1 as the number of turns 
increases). 
Equation (5.23) provides a quick and easy way to determine the wire diameter required 
to 'control' the proximity effect - the effect is not eliminated because FR ý' 1, but the 
losses are minimised. The equation is only valid for windings containing more than 11/2 
layers, and assumes that no eddy current 'screening' takes place, (when the field due to 
the eddy currents reduces the flux density inside the conductor), that is that (p<3.5. 
In a real high-frequency design, another aspect must however be considered, and that is 
the true frequency content of the ac current in the winding. In reality the harmonics in 
the primary current waveform should be calculated and the wire diameter chosen in 
accordance with an optimisation of the total loss due to the fundamental current together 
with each significant harmonic. It should be noted again that if a third or fifth harmonic 
is present in a wire designed only for the fundamental frequency of operation, losses 
could rapidly mount up. Carsten, 1986 gives K]p. against 9 curves for square wave 
currents of various duty cycles and rise/fall times. Kr is a replacement for FR which takes 
into account harmonics: hence Kr is the ac resistance of the winding for the waveform 
applied, divided by the 'dc' resistance of the winding and (p. Hence 
FR ý Kr (P 
where FR now refers to the ratio of ac to de resistance for a particular waveform made up 
of a number of different harmonics. Plotting a curve of Kr rather than a modified FR 
curve has the added advantage that the curves will show a minimum at the optimum 
value of wire diameter, assuming that the window area is completely used. 
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Figure 5.26 shows one resulting curve, in which the rise and fall times of the square-wave 
current are assumed to take up 0.5% of the period. Comparing this curve with the curve 
of figure 5.25, the increase in loss when harmonic currents are taken into account may be 
seen to be significant: for example, if p=5, then when (p = 1, FR = 3.5 for a sinusoid and FR 
= 5.5 for a square-wave. The importance of this analysis to switching power converters 
may clearly be seen. 
The equation (5.23) for dopt cannot be applied directly to cases in which harmonics are 
significant compared to the fundamental: in such cases the user must set Kr such that FR 
= 1.5, and in this way find the optimum diameter conductor. 
It is for this reason that care must be taken in the use of Litz wire, as indicated 
previously, in that Litz wire with strands optimised for the fundamental frequency of 
operation may behave as several separate layers of wires to the higher harmonics of the 
fundamental, when the eddy currents circulating inside the strand itself can no longer be 
neglected. Fortunately the use of resonance in resonant converters, and the presence of 
transformer leakage inductance, limits the rise time of the square-wave currents and 
hence the number of high-frequency harmonics. Nevertheless a Litz wire of smaller 
strands may have to be considered to take into account harmonic effects. 
Eventually, the ac: losses of a solid conductor will always fall below that of a bunched wire 
winding due to the fact that the space factor of a bunched conductor is significantly 
worse than that of a solid conductor since each strand is individually insulated. At such 
frequencies solid wire should be considered in preference to Litz wire. 
It is worth noting that one effect of eddy current 'screening' may be seen clearly in figure 
5.25 - at high (p the value of FR ceases to rise rapidly and becomes proportional to qX 
Then ac resistance Rac of the winding is actually decreasing with frequency since, for a 
conductor of fixed diameter d, (p is proportional to d[f so that Rac is proportional to 
4TId- 
Then when (p is high ((p>3.5 approximately), as would be the case in a solid conductor, the 
ac resistance of a winding made up of this wire could eventually fall below that of a 
bunched conductor for an identical dc resistance. This effect is exacerbated by the space 
factor considerations mentioned above, and signifies that the engineer must take great 
care in his choice between solid and bunched wires. The above equation for dopt does not 
take this effect into account since it concerns the area of curve in which (p<3.5 and 
excludes values of p< 11/2. In such cases it would be necessary to trade-off the value of ac 
resistance for different types of conductor for a high-frequency design. An example design 
in which p=1 is given for the power transformer in section 6.2.5. 
230 
The proximity effect may also be reduced by interleaving primary and secondary turns of 
the transformer. Each interleave reduces the peak MMF in the winding and hence the 
leakage flux density responsible for the proximity effect eddy currents. This is of course 
reflected by a decrease in the number of layers per winding section and a decrease in FR 
as indicated in figure 5.25. 
The details presented above indicate strongly that a design in which the no. of layers p is 
equal to 1 will yield the most optimal result, since at p=1, the optimum design is 
obtained by reducing the value of FR to 1, and the effect of the high-frequency harmonics 
will be negligible. One layer may be achieved by using a low, wide winding area, such as 
is common in many low-profile cores; or by winding several layers, each of which is 
interleaved to create multiple sections each of which has p=1. 
(c) Proximity Effect in Inductors carrying continuous-mode current 
In the case of an inductor carrying dc current with a superimposed ac ripple, the 
proximity loss is caused only by the ac component of the current, which has an rms value 
of 1-14-3- where lac = half the peak-to-peak ripple carried. Since Iac itself is typically a 
fraction of the maximum dc current to allow this current to fall to a low value without 
entering discontinuous-mode, the ac losses may be neglected provided that FR is not 
excessively high. For continuous operation down to 10% load, for example, the rms ripple 
current would be 0.3% of the dc current, and therefore, if FR remained below 30 they 
would contribute less than 10% of the total resistive losses at maximum load. 
(d) Proximity Effect in Inductors carrying significant ac current 
In the case of an inductor carrying a significant amount of ac current, such as an inductor 
operating in discontinuous mode, a flyback converter, or a resonant inductor in a 
conventional resonant converter (see section 2.3.2), the proximity effect loss is of course 
more significant. Here a similar approach to optimise winding losses yields an expression 
for the optimum wire diameter related to that of equation (5.23): 
dopt =Kn MM (5.24) 
Fci; 
where K=; pc= resistivity of copper in D mm; lw = mean 
length per turn in mm; f P 
lw PýkLE- 
= operating frequency in kHz; N= no. of turns; n= number of strands. 
Because the field inside an inductor winding is not uniform as it is in a transformer, the 
induced eddy currents may only be predicted by characterising each core and winding 
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individually, and this leads to the introduction of the factor kE which is constant for a 
given core and winding geometry and must be experimentally determined. kE is known 
as the proximity effect constant and its value is given in Snelling 1988f for various Pot 
and RM cores. It is also worth noting that the frequency used in the above equation will 
depend on the harmonic content of the waveform: Carsten 1986 plots Kr values for a 
triangular waveform at 50% duty cycle, but other waveform shapes will have to be 
Fourier analysed by the designer to produce an equivalent frequency which may be used 
in equation 5.24. 
5.6.4. Planar Windings. 
Planar windings are circular copper tracks, usually stamped on a PCB board which is 
shaped to fit around the central limb of the core such that one turn of the copper track is 
equivalent to one turn about the core limb (Estrov, 1987b). The plane of the flat winding 
is at right angles to the axis of the core centre leg, unlike, say, a foil winding, which is 
parallel to the centre leg axis. Windings are thin to control both skin and proximity 
effects, and take up the full width of the core window where possible. Each layer is in 
close proximity to layers above and below so that, providing windings are interleaved, 
leakage inductances are minimised (Goldberg, 1988) and proximity effects may be well 
controlled by ensuring that the thickness of each winding corresponds to dopt in equation 
(5.19) above. Other advantages are similar to those of a copper foil winding, that is good 
utilisation of the space available and high current handling capability, but production 
costs are reduced because the winding is in principle easy to make and terminate. Layers 
may be slotted on top of one another in production and terminations made on a printed 
circuit board. 
Because in small transformers the thickness of the PCB laminate on which the copper 
turns are normally realised can be prohibitively wide, the author has used turns of pure 
stamped copper, separated from one another by mylar insulating washers which also fit 
round the ferrite central leg. To avoid complications all layers are one turn only 
terminated in series or parallel as appropriate. A planar wound 25X16 Philips pot core 
has been built to handle 15A, 24V output at 1MHz for the off-line converter described in 
chapter 6 with some success, although production-type problems were encountered which 
would have to be resolved before production runs could be made. The design of such a 
device is described in more detail in section 6.2.5. 
The leakage inductance of the power transformer plays a significant part in the 
functioning of any power converter, but is particularly significant in off-line high- 
frequency converter applications due to the high-frequency of operation and the 
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consequent effect of leakage inductance on converter operation, as is clearly outlined in 
Chapter 3, together with the insulation requirements from primary to secondary, which 
at AV dc require a significant space between primary and secondary to be left for 
insulation. This in itself limits the interleaving that may be realised in practice between 
the two windings since one insulation layer is required between each primary to 
secondary interface. 
The leakage inductance may be estimated with satisfactory accuracy for most 
applications by considering the total energy stored between windings in the interwinding 
space and in the conductors themselves. It may then be shown that the energy stored in 
this winding volume V is: 
1/2LlkI2 2 
f9olf. 
dV 
0 
(5.25) 
where the MMF in the core section considered begins and ends at zero over the core 
height h; LIk is the leakage inductance; I is the current in the winding to which LIk is 
referred; H is the value of the field strength; and V is the volume of the winding. The fact 
that the MMF in the core begins and ends at zero means that the core winding may be 
interleaved so that each sectional MMF begins and ends at zero: in this way the peak 
field strength in the core and thus the energy stored in the leakage inductance is reduced 
as the number of interleaves M is increased. This relationship is shown in the final 
expression: 
Llk ý 
47Clo-7N21 
w h/ 3+ 
th, 
mH (5.26) 
Nf bw 0 
Here N=no. of turns in the winding to which Llk is referred, M is the number of 
interleaves (the number of primary-secondary interfaces), lw is the mean length per turn 
in the winding, bw is the breadth of the winding (in a direction perpendicular to the 
direction of increasing MMF in the winding), hw is the total height of the winding, 1h is 
the total height of the winding copper and YhA is the total height of the spaces between 
windings. All dimensions are in mm. If the windings are of different breadths, each 
height h must be multiplied by a factor b/bW where b is the actual breadth of the winding. 
It can be seen from this expression that the best way to improve leakage inductance is to 
reduce the height and increase the breadth of the windings, to reduce the number of 
turns in the winding, and to increase the number of interleaves. 
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As has been stated above, too many interleaves in an off-line winding can simply waste 
space and hence reduce transformer efficiency due to the amount of insulation required 
between windings. Equally, however, the large amount of insulation required due to the 
off-line operation will by definition increase interwinding space and thus increase leakage 
inductance, so that some precautionary measures are required. The high frequency 
operation of the core, in this application, fortunately means that the number of turns and 
the volume of the core may be reduced and hence the leakage inductance may be reduced 
with increasing frequency. The most gain is made by keeping the core dimensions 
constant and decreasing the number of turns in inverse proportion to the increased 
frequency, thus maintaining a constant flux level in the core. Unfortunately this is not 
compatible either with the fundamental requirement to reduce the transformer size to 
justify the high frequency of operation, and with the fact that if the core flux level 
remains constant, the core losses rise with increasing frequency. The result is that the 
leakage inductance in a practical design will not decrease in exact proportion with 
increasing frequency. 
The effect of rising frequency on the winding design and hence the core leakage 
inductance may be examined by supposing that, for any core shape used, the temperature 
rise in the core remains constant. Then, supposing that the core and copper losses are 
equal (this assumption is inaccurate but simplifies the explanation that follows - see 
section 5.7.2. ), and knowing the thermal resistance of the core in air, the power loss 
allowable in the core may be calculated. From this figure it is possible to calculate the 
allowable flux level '13' in the core for each frequency T from core loss characteristics 
given. As the frequency rises, the flux level falls for a constant core loss, and the number 
of turns W may rise or fall to keep the flux-frequency-no. of turns product constant: 
Bold fold Nold 
Nnew ý Bnewfnew (5.27) 
Figure 5.27(a) shows the variation with frequency of the leakage inductance for a ferrite 
pot core in Philips 3F3 ferrite material for a constant core temperature rise. These results 
apply to any core shape in 3F3. 
Figure 5.27(b) curve (A) takes the pot core series as an example and shows the variation 
in leakage inductance as the core size is changed while the core loss is regulated to 
maintain a constant temperature rise in the core so that, because the core size is 
changing: 
Nnew. = 
Bold fold Ae old Nold 
Bnew fnewAe new (5.28) 
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where Ae is the core magnetic cross-sectional area. Unlike figure 5.27(a) the core loss is 
no longer constant but the frequency is maintained constant at 5OOkHz. 
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The overall result may be seen by combining this curve with the figure 5.27(a): if the 
operating frequency is doubled from 200 to 400kHz, and the core size is altered from a 
P30/19 to a P26/16, then from the curves the new leakage inductance will be: 
Lnew = Lold X( 
117.5 x 28.7 0.97Lold 193.5x 18.0 
results are slightly different for a 100 to 500Ehz rise with a change in core size from the 
P36/22 to the P18/11: then 
Lnew = 2.6LOld 
-so it may be seen that the alteration in leakage inductance as switching frequencies are 
raised is unlikely to be for the better. It should be noted that the above results are valid 
ones within the limits of the suppositions made: the 3F3 material considered is valid for 
this study in that its working frequency is optimised at 500kHz so that gains are to be 
made by increasing the operating frequency up to this limit. 
To reduce the leakage inductance, which would be far more desirable, when reducing core 
size, another approach is required. Noting that as the core size decreases, a constant 
temperature rise requires a decrease in losses as the core size decreases (figure 5.27(b)) it 
is clear that a constant power loss rather than temperature rise design will not 
detrimentally effect the efficiency and that the core temperature rise may 
subsequentially be controlled by reducing the core thermal resistance, for example by the 
use of a small core heatsink. Hence curve (B) of figure 5.27(b) shows the reduction in 
leakage inductance when the core power loss is maintained constant at the level of loss 
for the P36/22 core. Now it may be seen that the increase in leakage inductance with 
decreasing core size is much reduced, and that for a 100 to 500kHz, P36/22 to P18/11 
design change as calculated above we now find: 
L 
1100 x 48.5 1.27LOld 
new ` Lold Xk 318.6x 12.0) = 
which is clearly a great improvement over the last result and indicates that for the 
majority of designs (in which the change in core size will be less exaggerated) the leakage 
inductance may actually be reduced for increasing operating frequency. 
Unfortunately, the leakage reactance, which is in fact of most importance in the 
converter design, as shown in Chapter 3, will inevitably rise with increasing frequency 
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and must therefore be predicted with sufficient precision to allow corrections in the 
converter design to be made. 
5.6.5. (i) Practical Estimation of Leakage Inductance 
This sub-section gives as an example of a simple leakage inductance calculation, the 
estimation of the leakage inductance of a small transformer used for a start-up supply for 
the converter low-level logic, which is described in Chapter 6. In this application, the 
leakage inductance must be designed to a required value to ensure correct operation of a 
resonant circuit. The core initially chosen is an RM5/i core in 3F3, with a turns ratio of 
15: 4, primary: secondary. The converter requires a leakage inductance of the order of 
2.51M for resonance purposes. 
In order to satisfactorily calculate the leakage inductance of any off-line transformer, 
consideration must be made of the insulation requirements between primary and 
secondary. Generally most manufacturer's must adhere to guidelines established or 
adopted by their clienes countries: - the majority of these adhere in turn to specifications 
from the International Electrotechnical Commission, which updates regularly its safety 
recommendations, the latest issue of which is the IEC 950 UEC 1991). It contains the 
requirements detailed below. Pollution group 2, Material group IIIb specifications are 
used throughout. 
The following figures are valid for a dc voltage up to 200V applied to an encapsulated 
(impregnated) transformer primary by the circuit, such as is the case for the converter 
power transformer. 
Primary-to-secondary. 
Primary-to-secondary distance through 
insulation: 
Primary-to-Earth: 
Secondary-to-Earth: 
Primary-to-Primary: 
Primary-to-core: 
4mm creepage; 4mm clearance 
0.4mm or 3 thin sheets withstanding 2 or 
3kV (for up to 1kV rms voltage applied 
between windings during normal 
operation) 
2mm creepage; 
2mm creepage; 
2mm creepage; 
2mm creepage; 
2mm clearance 
1.4mm clearance 
1.4mm clearance 
2mm clearance 
For a dc voltage up to 400V applied to an impregnated transformer primary by the 
circuit, such as for the start-up supply, the following figures apply: 
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Primary-to-secondary: 8mm creepage; 4mm clearance 
Primary-to-secondary distance through 0.4mm or 3 thin sheets withstanding 2 or 
insulation: 3kV 
Primary-to-Earth: 2mm creepage; 2mm clearance 
Secondary-to-Earth: 2mm creepage; 1.7mm clearance 
Primary-to-Primary: 2mm creepage; 1.7mm clearance 
Primary-to-core: 2mm creepage; 2mm clearance 
The creepage distance is measured over the surface of any solid between the two 
conductors considered: there are certain detailed rules to define creepage distances over 
uneven surfaces. The clearance distance is considered to be the distance between the 
conductors in air. 
In the particular case of this pulse transformer carrying relatively small currents and 
power, it was found by making simple scale drawings of possible bobbin winding layouts, 
that the most simple solution to meet the IEC specifications is to completely isolate each 
(primary and secondary) impregnated winding with an insulating sleeve of 0.2mm 
thickness, and then to make sure that the 8mm creepage distance is maintained between 
primary and secondary at the terminals of the windings where the sleeve is removed for 
soldering. The design itself is made complex by the need to satisfy loss and insulation 
requirements in a relatively small volume while obtaining the value of leakage 
inductance required for the correct functioning of the start-up converter. However, 
because the design of the transformer to achieve the correct leakage inductance was 
made at the same time as the rest of the start-up supply design, all requirements were 
satisfied, particularly by maintaining the number of primary turns low, which meant 
that some additional losses were introduced (as described in section 6.24). Figure 5.28 
shows the final design and electrical circuit. 
The leakage inductance referred to the primary may be calculated by specifying the 
values of Xh., Ih, lw, bw, N, and M in equation 5.23, and for the RM5/i core in the figure 
this yields: 
IIA = 1.6; Ih = (3xO. 2); lw = 25; bw= 4.8; Nl = 14; M=1 
(all dimensions are in mm) 
Ilk = 
41c, 0,7 x 14 
2 
x25 (0'6/3 + 1.6) mH 4.8 
Llk = 2.3 [LH 
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In practice leakage inductances measured were in the range of 2.4-3.5gH, the value 
being increase by the fringing flux obtained around the large air gap in the centre of the 
core. This range of values was acceptable for the design, as demonstrated in chapter 6. 
This section has discussed at length the winding design which must be made in the high- 
frequency power transformer: particular points of interest are the use of interleaving at 
all levels to reduce peak fields and hence proximity and leakage inductance effects; the 
estimation of such effects; and practical solutions to some of the problems typically 
encountered. Further practical design and application will be included in chapter 6. 
5.7. High Frequency Magnetic Materials 
5.7.1. Magnetic Materials. 
In high frequency transformer design the emphasis is most often placed on transformer 
core size reduction. The minimisation of core size for a given output power and frequency 
relies on the correct choice of material and operating flux density compatible with 
requirements to minimise the core loss. To aid design, manufacturers usually give data 
on the variation of power loss density (W/cm 3) with operating flux density B and 
frequency f for each material, although this is not necessarily the case if the material is 
not targeted at power applications. 
The throughput power in a given core depends on the voltage which may be applied to the 
primary and the current that may be passed through it. Hence, ignoring magnetising 
current 
PT, qR = Power throughput = Vprimary x Iprimary 
It can be shown however, that the throughput current Iprimary depends only on the size 
of the core and the consequent copper losses, and hence is independent of core material 
for a given total core loss: 
Copper losses = PCu - 21primary 211primary 
assuming that the copper losses are distributed equally between the primary and 
secondary, where: 
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PleN Rplýmary AW/2x'/NxF 
(5.29) 
and p= resistivity of copper, 1, = mean length per turn of the core bobbin, N= number of 
primary turns (assuming a single primary and not a push-pull transformer), Aw = 
window area of bobbin, F= fill factor of winding (the copper area divided by the total area 
available in the bobbin), taking into account high-frequency effects (which tend to reduce 
the fill factor by imposing the use of Litz wire or similar). The above equation assumes 
that the winding area is divided into two and one half is occupied by the primary, the 
other half by the secondary. 
Hence: 
12 = 
'/2FPCAw 1/4FPTAw 
2pl, l, ll - Plelý'z(l + 1/0 
where PT is the total core loss, such that for a core loss PFe, and a constant V equal to 
the ratio Pcu/PF. 
PT ý PCu + PF(Cý (1 + 1/k)pCu 
Also, 
Vprimary = 4BAeNf 
where B= flux density, f= operating frequency, and Ae is the core magnetic cross-section. 
Therefore the throughput power is given by 
P, rHR = BjLx 
2A, ýFPTAw 
NFP 1e+ /k) 
so that, for a given core size and shape, winding fill factor, and a fixed power loss in the 
core PT (Weinberg 1989c), 
PTIjR aBxx Vl 
+: /k (5.30) 
The above equation allows manufacturer's loss curves to be used to compare the 
throughput power capabilities of various magnetic materials at various frequencies by 
plotting the variation of frequency with (flux x frequency), where each flux level is read 
off the curves at a given frequency for a chosen fixed power loss density (so that there is a 
fixed loss in the core). Previous literature have ignored the presence of the factor V, 
243 
analysis being made only on MnZn materials with similar V factors (Weinberg 1989c, 
Mulder 1990). 
Figure 5.29(a) shows the result of such a plot for three different magn etic materials at 
core power loss densities of 100,200 and 300 mW/cm3. Figures are taken directly from 
datasheets (see below). The three materials plotted represent the three types of magnetic 
material available suitable for high-frequency applications. They are Manganese Zinc 
(MnZn) ferrites such as the Philips 3F3 shown, characterised by low resistivity (around 
20m), high permeability and low coercivity; Nickel Zinc (NiZn) ferrites such as Philips 
4C6 shown, characterised by high resistivity (around lxl0rflm), low permeability (around 
100) and high coercivity; and high frequency carbonyl Iron dust such as Ferroperm 253 
characterised by high resistivity (around W05flm), high coercivity, very low 
permeability (around 10), and very high saturation flux density. The ferrite materials are 
available in a variety of core shapes and sizes whilst the Iron dust cores are only 
available as toroids. The information presented was derived from manufacturer's data for 
3F3 (Philips, 1990); from "old" manufacturer's data no longer given in the new Philips 
Databook for 4C6 (Philips, 1986) - this information is no longer given by Philips as the 
material is no longer considered as applicable to 'power' use (that is it is expected to be 
used in high-frequency low-loss inductors); and the information on the iron-dust core, 
normally impossible to obtain, was measured specially for the author by Ferroperm 
Werroperm 1989). k is taken as 1.25 for 3F3,5 for 4C6, and 1 for 253 material. 
The information presented for the material 3F3, should, however, be used with care at 
high-frequencies. Philips give loss curves up to 1MHz. The loss characteristics of the 
material, however, are measured on a small ring core 'sample' with a small magnetic 
cross-sectional area. Core losses in the core are classically accounted for by residual 
losses, losses which are largely unidentifiable and only significant at low levels of core 
flux excitation; core hysterisis losses due to oscillation of core flux levels in the ferrite; 
and core eddy losses which are due to circulating currents in the conductive material of 
the ferrite itself. These circulating currents grow with flux and frequency but are reduced 
if the core material resistivity is high so that the currents themselves are small. High- 
frequency NiZn materials such as 4C6 must necessarily have high resistivity whereas 
MnZn materials which have resistivities of very low order are really unsuitable for very 
high frequencies. As the core resistivity increases, the ferrite material is 'diluted' with 
impurities to make it less conductive, and hence its permeability falls: MnZn materials 
have, classically, high permeabilities (2000 or more) and therefore low resistivities of the 
order of 1-2flm at 200C measured at low frequencies: this resistivity also falls off 
significantly to, for example, 0.25flin at 1000C and 1MHz for 3F3. Eddy losses in the core 
will therefore be high at high frequencies. However, the core loss measurements 
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presented in databooks are made on a small core which negate much of the eddy losses 
due to the small cross-sectional area of the test core: this is necessarily so because as the 
core size alters, eddy current losses will alter and so manufacturers cannot give general 
core losses that include the changing eddy losses for different core shapes. The toroids 
used by Philips have a cross-sectional area of Ae = 50mm 2; Siemens make measurements 
on a core of Ae = 20mm2. Therefore the only way to include accurate eddy losses is to use 
loss curves which are measured on a specified core and given in product release 
information (for example Mulder 1990) ; or to calculate eddy current losses according to 
the formula: 
Peddy - 
nAe(Bf)2Xlo'9 
mw/cm 
3 
4p (5.31) 
Ae is measured in mm2, B in mT p in 12m, and f in kHz. Then, total core losses will be: 
PFe -` (Pdatasheet - Peddy (specified ring core) + Peddy (core used)) x 
Ve 
Unfortunately, then, it is not possible to give an accurate general Bf curve for any core 
shape for MnZn ferrites, since the flux level required to produce a certain eddy plus 
hysterisis loss in the core (for a given total loss density) may only be found by iteration. 
This iteration has been done, however, for 3F3 at three loss densities which were of 
interest for the design of the core (see Chapter 6 section 6.2.5) and is presented in figure 
5.29(c), for three different pot cores. Curves for Philips 4C6 material are also shown. 
Note that the factor Bf no longer represents the throughput power when comparing one 
pot core with another. Each curve may however be compared with its corresponding curve 
curves for 4C6. The difference between the Bf curves with and without eddy losses may 
be seen to be significant as the core area increases or decreases from the test core size 
(compared to figure 5.29(a)): the P18/11 has A, = 43MM2, the P22/13 has Ae = 63MM2, 
and the 26/16 core has Ae = 93mm. 2. In figure 5.29(a) 3F3 was clearly the most interesting 
material at 1MHz; but from Figure 5.29(c) it can be seen that at frequencies exceeding 
1MHz, and core cross-sectional areas Ae of the order of the P26/16 core, the material 4C6 
begins to become more interesting, particularly since the 3F3 material Bf product is 
falling rapidly. Note also that the peak value of Bf, at which the core is most optimally 
used for a given magnetic material, increases as the core cross-sectional area decreases: 
for the small pot cores, a very high power throughput may be obtained, and this is at a 
aximum, well below 1MHz. 
Referring again to figure 5.29(a), of the Manganese-Zinc ferrites, the best of the available 
materials are the 3F3 from Philips shown and H7F from TDK, a similar MnZn ferrite 
which is optimised for use at 5OOkHz but is worse than 3F3 at slightly lower frequencies. 
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The preliminary characteristics of a two new Philips materials, 3F4 and 4F1, are given in 
figure 5.29(b). 3F4 has been optimised for frequencies around 1-2MHz and as a result, 
unlike most MnZn ferrites, has a relatively high resistivity (of around 100 in) so that eddy 
losses in the core are small at IMHz (for small to medium core sizes); and it has as a 
result a moderately low permeability (of around 750). Unfortunately this material is not 
presently available but it may be seen that it offers interesting possibilities for future 
designs, having the highest throughput power of any material examined at 1MHz. At 
frequencies above 3MHz, the same figure also shows that a second new Philips material, 
4F1, which is a NiZn ferrite with a permeability of 80 and a resistivity of around WOr', 
will be of great interest. 
Currently, however, for frequencies of 1.5MHz or more the Nickel-Zinc ferrite 4C6 from 
Philips (or the similar K1 material from Siemens) has the highest throughput power for 
the larger core sizes. If cores even larger than the P26/16 are used, it may become 
interesting at 1MHz or below. Where the use of the 22/13 core or smaller is possible, a 
design using 3F3 would strictly speaking be advantageous, although care must be taken 
as eddy losses are already increasing. However, the low permeability of the NiZn 
materials will lead to a low value of magnetising inductance, required for certain designs 
of the gap-resonant converter, without the need for a core gap, which introduces field 
fringe effects. This alone makes their use worth considering. 
The author has also made extensive use of Iron dust low-loss materials such as the grade 
253 from Ferroperm, and grade 33 from SEL Because of their low permeability these 
materials are most suitable for low-inductance transformers, for example where a large 
magnetising current is used to aid resonant operation. In addition, these materials are 
ideal for use in small, low-loss output filter inductors because of their high saturation 
flux densities (>1T). In both cases the use of a gap in the core is not required, avoiding 
non-uniform field effects. 
5.7.2. Magnetic Design 
With a knowledge of the thermal resistance Rth and the core effective volume Ve, the 
following procedure can be used to determine the optimum core size for a given 
throughput power and operating frequency. This is based on the fact that maximum 
transformer efficiency occurs when the core loss PFe is equal to a factor V times the 
copper loss Poa. 
PC. = 
kPF. 
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The value of le is usually taken as one. This is approximately correct for MnZn cores at 
relatively low frequencies. However, in the case of a high-frequency design, k must be 
determined individually for each core material and even core shape, as will be explained 
below. 
5.7.2. a. Determination of the factorl' 
The maximum efficiency of the transformer occurs when the number of 
turns is varied until the rate of change of core loss is zero, that is: 
for: PT = (1+k) PCU = PCU + Physt + Peddy + Presidual 
I 
- where Peddy represents the previously discussed eddy current losses in 
the core; Physt represents the core hysterisis loss, and Presidual represents residual 
losses in the core which are considered as remaining constant as the number of turns 
varies, so that: 
PCu a N2 = K1N2 
Peddy Üt 
1 
2- 
K2 
N N2 
1 K3 Physt (1 
Nn-Nn 
where 'n' is the Steinmetz exponent in the equation for core loss in a 
ferrite: 
PFe = K4fn'Bn 
(5.32) 
where f is expressed in kHz and B in mT. Differentiating with respect to 
the number of turns at constant frequency for a given core and operating conditions: 
8 riK3 2K2 
=0 for maximum efficiency; leading to the fN-(PT) = 2K, N- 
Nn+j - N3 
condition for maximum efficiency: 
nPhyst + 2Pddy = 2PO, 
(5.33) 
When eddy current losses are negligible, the equation simplifies to: 
=n=n or k= rV2 PGa /2Physt /2PFe 
(5.34) 
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Manganese Zinc Ferrites 
In the above equation, n is usually taken as 2.5 for the commonly used 
MnZn materials (Snelling 1988), and the relation further approximated by eventually 
equalising core and copper loss in the core. 
The simplified equation for maximum core efficiency cannot be used at 
high frequencies for the simple reason that eddy current losses are too high to be 
neglected, in contrast to the assumptions made for example in the reference Snelling 
1988 and other similar literature on the subject. Here it is assumed that the material 
used at high frequencies would have a sufficiently high enough resistivity for the 
neglection to be made. This is not the case since the resistivity of the N[nZn ferrites falls 
off rapidly at high frequencies - 3F3 is specified at 0.250 at 1MHz, 1000C, for example. 
NiZn materials have sufficiently high resistivity for this assumption to be made, however 
- see (ii) below. 
In fact the real value of n corresponds to the slope of the manufacturing 
data loss curves of log power loss density against log flux density for a given frequency, 
once eddy losses on the ring core have been removed. For 3F3, in order to follow the 
design procedure described below, the author has had to find an exact equation 
describing datasheet loss curves, in which eddy losses on the ring core are included, and 
it was found that n varies from approximately 3.0 at IOOkHz to 2.17 at 1MHz. (Similarly, 
the value for'm', the exponent of frequency in equation (5.29), was also derived from loss 
curves). 
Hence for the MnZn ferrites, equation (5.30) must be used in full. It has 
been found in practice that the best method for the design, however, is to assume a factor 
'Y of 
n/2 
where n is set at an 'average'value of 2.5 in a first approximation of the 
total core losses. Then, once a core has been chosen, for a certain value of Bf, equation 
(5.30) may be used to accurately optimise the core and then verify that the correct choice 
of core has been made by recalculating the Bf value. The exact procedure is outlined 
below and works well in practice (see section 6.2.5) 
(ii) Nickel-Zinc Ferrites 
For NiZn ferrites the equation (5.31) may be used, in which the value of 
'n' has been determined by the author from the loss curves as equal to 10 - far higher 
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than the MnZn ferrites, indicating a fundamentally higher hysterisis loss and confirming 
that the ferrite is best used at low flux density levels. Then: 
k= 5, PCU = 5PF, 
and no iteration is required in the design procedure to arrive at the 
optimum design. 
5.7.2. b. Design Procedure for NiZn (4C6) and MnZn (M) cores 
The design procedure is listed below. The design is divided into three 
phases: 
to (iii) - plotting of the appropriate Bf / Pd curves 
(iv) to (vi) - Choice of core from the Bf curves 
(vii) to (viii) - optimisation of design for the level of current. 
For each core shape, tabulate RTH x Ve 
It should be noted that as the core size decreases, Rth increases, but the 
product RthV. decreases. In a first approximation, the maximum RthVe product is limited 
by the maximum allowable core temperature rise T for a chosen power loss density Pd as 
follows: 
T_ Pd MAX (1 + k) RrIjV, (5.35) 
for both NiZn and MnZn ferrites. 
This is an approximation that is limited by the assumption that Rth 
represents the overall thermal resistance in a core having an optimum distribution of 
core and copper losses. This is not generally the case but the error induced by measuring 
Rth with differing distributions of the loss-generating sources tends to be within 
experimental error (Snelling 1988). 
(ii) Assume k=5 for NiZn ferrites, and 2.5/2 for 3F3. 
Calculate Pd MAX according to the above equation. 
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(iii) Plot curves of F 
Bf 
-for each material and core 
N 1TTilk 
type, for the value Of Pd MAX given in stage W. 
For 3F3, an iteration must be made in order to include eddy losses, as 
explained above, and this may be achieved by the use of an equation representing the loss 
curves announced in the datasheet, plus a second equation to calculate the additional 
eddy losses in the core compared to a 50MM2 core. Then the flux level, which is the only 
variable for a given core and Pd value, may be varied until the correct value of Pd is 
obtained. The equation used for eddy losses is equation (5.28), in which Ae is the 
difference between the core cross-sectional area and 50MM2 ; the equation for 3F3 Pd 
curves was found to be: 
Pd = 4.23 x 10-6 f nB n MW/CM3 
(5.36) 
where W, the frequency exponent, was found to vary between 1.1 at 
100kHz, and 1.5 at IMHz, and 'n' was found to vary between 3.0 at 1OOkHz and 2.1 at 
1MHz, according to manufacturing datasheets. Equally, the resistivity of the core used to 
calculate eddy losses varies from 0.75f2m at 1OOkHz, IOOT to 0.2512m at 1MHz, 100T. 
All this information was extracted from data available in (Snelling, 1988e) and (Philips, 
1990; Philips, 1986). 
Using: 
. 
PCýj = kPF, = kPdV, 
(5.37) 
Calculate the no of primary turns required to obtain the optimum 
winding loss PCu: 
NMAX 
(5.38) 
where: Aw = winding cross-sectional area in min 2; I= primary current; p= 
resistivity of copper = 2.246 x 10-5 at 100OC; le = mean length per turn in mm; F= fill 
factor (copper area divided by the total area available in the bobbin) taken as 0.2 (to 
include primary to secondary insulation and assuming an optimum wire diameter, see 
5.6.3). This figure is the result of practical experience of high-frequency designs. The 
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secondary fill factor is effectively one-half this, in fact, because the two secondary 
windings each conduct for half the time. As a result an 'average' overall fill factor of 0.133 
must be used 
(= 
(V) Calculate 
V -ma (Bf) MIN ý 4NMAXAe 
(5.39) 
for each core, where Bf is the induction (in mT) x frequency (in kHz) 
product, and A. is the effective magnetic cross-sectional area of the core. 
This represents the minimum value of Bf below which the winding loss 
PCu will be exceeded and an optimum design cannot be reached for the Pd loss density 
used in the Bf curves. 
NO Choose from the curves the smallest core which satisfies: 
Bf WMIN 
. \Fl+l/k 
ýql+ Ilk 
Choose the frequency of operation at which the core Bf curve is at its peak, if no 
other constraints apply. 
(vii) For the chosen core and frequency, and the corresponding real value of k, 
calculate the value of flux density B which satisfies the equation: 
PCa = 2J2 primaryR-- 
'/2(2kPdVe - (2k-2)PeddyVe) 
(5.40) 
where R, Peddy, and PCu are calculated for the given core using equations 
(5.26), (5.28), and (5.35) respectively, in which f is the frequency decided upon in stage 
(vi), and N is the number of primary turns, determined by the equation: 
= 
VDrimaa 
p 4BfAe 
(5.41) 
1primary is the rms primary current. Pd is calculated using equation (5.33) 
but subtracting the eddy loss in a 50mm 2 ring core. 
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In this way, the flux density satisfying equation (5.37), which relates core 
and copper losses, may be found by iteration, and the value of B produced in this way 
represents the optimum core design 
(viii) Recalculate NMAX and BfMIN from equation (5.35), (5.36). Check that 
BfMIN is still smaller than Bf and if not, choose the next biggest core and start from stage 
(vi). 
The details of the application of the above design procedure to the 
converter power transformer are given in section 6.2.5., chapter 6. 
5.8. Sununary 
This chapter has presented an extensive discussion of emerging techniques available in 
some of the important areas of high frequency power converter design. The author has 
attempted in this way to give an overview of the state-of-the-art in this relatively new 
field, as well as some practical examples, more of which will be found in the following 
chapter. 
6 DESIGN OF THE 0 FF-LINE 
GAP-RESONANT (-. 'ONVERTER 
This chapter presents the design ofa resonant-mode couverter suit. able for, commercial 
applications. The converter consists of a Half-bridge gap-resonaut convvi-ter, discussed in 
Chapter 3, and a Buck pre-regulator, discussed in Chapter 4. The combimit lon of the two 
allows a commercially viable performance at high frequencies. Practical details of 
magnetic design, drive and control circuit design, and power circuit. design are given. 
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Introduction 
This chapter outlines the design process involved in the development of the 30OW, 1MHz, 
24V output off-line converter. The circuit topology used is based on the half-bridge gap - 
resonant converter chosen in Chapter 2 and analysed in Chapter 3, together with the buck 
converter serving as pre-regulator as chosen in Chapter 4. The design process makes use of 
the techniques developed in Chapter 5, but the design logic is clearly explained for all 
major sections of the converter. The chapter is divided into two parts: Section 6.2 discusses 
the design of the basic half-bridge gap-resonant converter without the pre-regulator, 
starting with the input rectifier and input filter circuits (section 6.2.2. ), then discussing the 
choice of half-bridge MOSFETs (section 6.2.3. ); the control and drive circuits (section 
6.2.4); and finally the power transformer design, output rectification and filtering (sections 
6.2.5. to 6.2.7. ). The second part of the chapter, section 6.3, discusses the design of the buck 
pre-regulator including the MOSFET drive circuit (section 6.3.3. ) and the buck control 
circuit (section 6.3.4. ). 
6.2 Gap-Resonant Converter Design 
This section outlines the design of the half-bridge gap-resonant converter operating at 
fixed frequency. 
The design of the half-bridge fixed-frequency gap-resonant converter takes into 
account the following criteria: 
All components must remain within manufacturer's ratines once worst-case 
conditions are taken into account. This is to ensure a safe and reliable product. As 
outlined in Chapters 2 and 5, the converter must also meet safety requirements 
for creepage and clearance between primary and secondary, and these will be 
taken into account chiefly in the transformer design in the half-bridge. 
All components must be desigmed with component cost in mind. This is the very 
essence of any commercially viable design and a cost against performance trade- 
off is required. This complete converter-including the buck pre-regulator of 
section 6.3-must be as easy to produce as an equivalent low-cost PWM converter 
and not contain any significantly more expensive components. Because of the 
nature of this thesis, the actual cost of components will not be entered into-the 
reader must accept that some components have been selected for cost rather than 
performance reasons, as would be normal in a commercial design. 
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The converter must be desip-med for the smallest possible volume. -The 
accommodation of the converter into a given volume depends heavily on the size 
of the reactive components and semiconductor components and the efficiency of 
the converter, since a certain heatsinking surface area is required for a given 
converter power loss. For this work, a final mechanical design was not considered 
necessary: -however basic mechanical decisions were taken which will be outlined 
at the end of the chapter. Otherwise design decisions made emphasise the need 
for economy of space as well as ease of construction. 
Gv) The converter must be designed to meet proposed performa MAa 
(whilst maintaining cost and volu -. 
entil This aspect is often 
simplified by the specification of the converter-for example, if a specified 
efficiency is reached, no gain is made by using a more expensive rectifying diode 
at the input to gain several percent in efficiency which are not required. On the 
other hand, losses must always be saved firstly in the areas where they are most 
simply saved, and only secondly in areas where a gain in efficiency would entail a 
higher production cost or more complicated layout. Hence in this design, some 
effort is spent to gain in these simple regions nevertheless. Performance tradeoffs 
are included where thought necessary throughout. However, no particular 
efficiency specification had been set originally: - the aim being to investigate the 
performance attainable within a commercially viable frame as explained in 
Chapter 2; therefore, a minimum efficiency at maximum load of 89.5% was set for 
the half-bridge during the design phase as a guideline. In combination with a 
predicted efficiency greater than 95% for the buck converter, an overall efficiency 
of 85% may be obtained for the converter, which would be satisfactory provided 
that the overall size of the converter were to be significantly smaller than its 
more classic PWM counterparts on the market. 
(v) The converter must be insusceptible to mains 'brownouts'- when the mains is lost 
for 1.5 half-cycles. This leads to a typical 'hold-up' time of 28ms (a requirement of 
the selected converter specification for this study). During this time, the input 
smoothing capacitor voltage will fall to a given voltage, down to which the pre- 
regulating converter must work. Although this has no direct effect on the design 
of the half-bridge itself, it does affect the input filter design which is included in 
this section. 
The converter must be rated for a wide load range. This means that the converter 
will have to operate between 10% and 100% load as outlined in Chapter 2. 
Nevertheless, since the half-bridge operates only at fixed-frequency and no 
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regulation is required, the only desirable condition is that gap-resonance is 
maintained down to 10% load. 
These considerations are taken into account in the design of the half-bridge 
converter. 
The power converter input filter used here is of classic design but bears 
consideration in this thesis because this design is not altogether obvious, and in addition 
there are certain high-frequency aspects, notably the high-frequency nature of the 
current drawn by the converter, which do not allow the use of classical components. 
Additionally, the input filter circuits take up a significant volume and therefore must be 
optimised as much as possible. 
The input filter is composed of two parts: - the differential and the common-mode 
filters. These two parts and the input rectifier are discussed in the following three 
sections. 
6.2.2. a. Input Rectifier and filtering capacitor 
The input rectifier consists of a full bridge of mains-rated diodes capable 
of carrying the high peak currents required in the charging of the filter capacitors. The 
current required to charge the capacitors has an average value related to the charge 
required to raise the voltage of the capacitor to the peak voltage of the ac input. The 
mains input may be considered as varying between 190V ac and 270V ac in a typical 
specification, corresponding to 268V to 381V after rectification (assuming a 0.7-0.8V 
voltage drop across the rectifying diodes for convenience). However, the capacitor voltage 
will be allowed to fall to -150V during the hold-up time, allowing great reductions in the 
input filter capacitor size, as will be seen below. The frequency of the mains is considered 
to vary from 47Hz to 63Hz, so that in a calculation of the input filter size and ratings the 
worst case rectified ripple frequency is twice the minimum, that is 94Hz. 
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In order to calculate the average current in the rectifier the capacitor 
itself must first be designed, and this must be done by considering the mains 'hold-up 
time' specification. This is related to the fact that for many applications, the converter is 
required to continue to supply a regulated voltage at its output during a mains 'brownout' 
when the mains falls to zero for a given time, usually expressed in integral half-cycles. 
For this design, a hold-up time of 20ms is used (see figure 6.1). It must be noted, however, 
that this 20ms excludes approximately 8ms of capacitor discharge time (T-t in the figure) 
when the mains ac was below the output capacitor voltage without being lost-this is 
considered to be the normal capacitor ripple. Therefore the maximum hold-up supported 
by the converter will be 28ms, or two and a half half-cycles of the mains. 
Referring to figure 6.1, the capacitor value required for a certain AV may 
be calculated by equating the energy drawn from the capacitor during its discharge: 
C2 1/ 
2 Pout (Th +T- /2 V PK min - 2CV fmal - 11 
where VPK min - Vfinal = AV and (Th + T- e) 2-- t6-t4 = worst case hold-up 
time (28ms) so that 
ýVoutffh 
+T-0 
(6.1) 
In order to calculate this capacitor value, it is also necessary to know the 
time t' for which the capacitors charge when the mains is present, given by t' "'2 t2 - t1- 
Since the rectified voltage may be represented by: 
V--VPK min sin cot where 0<t<n 
and V, the minimum voltage on the capacitor during normal operation, is 
given by: 
V -` VPK min - AV ý VPK min sin(, /2- coe) 
t, =IE. Sill-' _V _iV VP ýýn] 
2 
V2PKmin -V final 
(6.2) 
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In order to find V, we may rewrite the equation (6.1) for ripple voltage 
conditions as 
2Pt E-sin-1 v 
(T 
0) 2 VPKmin 1 
22 
V PK min -V 
Equating equations (6.1) and (6.3), we have: 
2Pout h+T-1 
1ý 
-sin-' 
v 
IT 
(0 2 VPKmin 
V PK min -V final 
2POut E-sin-l v 
IT 
2 VPKmin 
V PK min -V 
V2PK min -V 
2 
7c 
- sin-' 0) 2 VPKmin 22 
V PK min inal )) 
( 
V2PK min -V 
2 
Th - =0 
22 
V PK min -V final 
If V2 PK min -V 
2 
final =K then 
1 E-sin-' v 
0) 
12 
VPK min 
22 
V final 
- +Th 
K 
V PK min -V 
K 
(6.3) 
(6.4) 
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This equation may be solved by iterative substitution of values of V. In 
order to maintain a suitable supply to the buck pre-regulator during the hold-up time, 
Vfinal is fixed initially at 150V for VPK min equal to 268V. This gives, for a converter 
efficiency, n of 80% (including margins), Pout = NOW, Th = 20ms, and a 47Hz rectified 
sinusoid, a minimum voltage on the capacitor during normal operation of V= 237.7V, or 
AV = 30.3V. 
For this value of V, equation (6.2) yields e=1.63ms, so that (Th +T-0= 
28.37ms, and equation (6.1) gives C ý: 441gF. In practice a capacitor value of 610gF 
(giving a minimum value of 610 - 20% = 488gF) was used, made up of a combination of 
series and parallel capacitors, as illustrated in figure 6.2. This yields V= 240.6V or AV= 
27AV, giving t' = 1.55ms, and Vfinal =165V. From these figures, the average diode 
current may be approximated as: 
id= - 
Pout 
-=1.48A (6.5) 
ll(VPK min - 
1/2AV) 
The rectifying diode bridge must also be sized according to the diode 
reverse voltage, the peak value of which will occur when the mains is at its highest of 
381.8V requiring a diode rating of at least twice this, or around 80OV. The final diode 
chosen was the K4U4K 80OV, 4A diode from International Rectifier. The average current 
rating of 4A easily satisfies the 1.48A converter requirement. The diode is heatsunk to 
the chassis of the converter rather than to a separate heatsink to save space and weight, 
and hence the plastic insulating case and vertical mounting of this diode was ideal for 
this application. 
6.2.2. b Differential-mode Input Filter 
The differential input filter is required to prevent differential-mode noise 
created by the converter getting back onto the mains bus and hence interfering with 
sensitive equipment in the converter environment. Equally it enables the converter to 
operate with a diminished sensitivity to noise created by other equipment which is seen 
on the mains bus. The differential input filter classically used for a mains-fed power 
converter is a simple L-C filter allowing high frequency currents drawn by the converter 
to be filtered by the input capacitor, whilst the input inductor reduces the main bus noise 
reaching this capacitor from the bus itself. The inductor of the L-C filter is placed after 
the mains rectification diode bridge and between two of the electrolytic capacitors 
mentioned above. The buck converter which is fed directly by this L-C filter is drawing 
current at a frequency of 200kHz, and hence high-quality capacitors must be used in 
parallel with the electrolytic capacitor which has been placed after the inductor. This 
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avoids a buck input voltage ripple which would be seen due to voltage drops across the 
electrolytic capacitor ESL (Equivalent Series Inductor) and ESR (Equivalent Series 
Resistance). Figure 6.2 shows the arrangement used for the converter. The high- 
frequency capacitor C8 is designed to furnish all the high frequency current with a peak 
ripple voltage of 1% of the minimum capacitor voltage, or 1.5V, for a step current of T 
drawn from the input each time the buck converter MOSFET turns on, where: 
output power 300 = 2.35A buck output voltage xn 150 x 0.85 
(6.6) 
for an overall efficiency q of 85%, and an assumed buck output voltage of 
150V 
It may be assumed that the ripple voltage on the high frequency capacitor 
is due to a voltage drop on the ESL of the electrolytic capacitor C7, required to build up 
current in this stray inductance at the beginning of each high-frequency cycle. Hence 
current is initially drawn from the high-frequency capacitance C8 until the current in the 
ESL is approximately equal to the current drawn, after which the high-frequency ripple 
voltage becomes negligibly small. Therefore the ripple voltage on C8 is a damped sinusoid 
with a peak value of SV, and the current drawn from the high-frequency capacitor is also 
a damped sinusoid with a peak value of i. Hence 
C8 8V2 -'ý- LESL i2 so that: 
i2 LESL 
(6.7) 
C8 --w-2 = 245nF 
- for LESL ý 100nH, i=2.35A, 8V = 1.5V. 
The actual capacitor value used was 330nF leading to a ripple 
voltage SV of approximately 1.3V on C8. The capacitors are RIFA polypropylene rated at 
40OV. 
The inductor of the differential filter (L2 in the figure) serves two 
purposes: the attenuation of the 1.3V ripple seen on the capacitors C7, C8 in order to 
minimise the 200kHz noise output onto the mains bus; and the filtering of mains bus 
disturbances to reduce the susceptibility of the converter output voltage. The value of the 
inductor required will therefore be calculated in the two cases: 
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Attenuation of 200kHz ripple 
Here the combination of L2 and C5/C6 serves as filtering for the 200kHz 
ripple. The capacitors C1, C3 provide additional differential-mode filtering in 
combination with the leakage inductance of the common-mode inductor Ll: they 
serve chiefly as medium-to-high-frequency "spike" filters whose value is maximised in 
the volume available. In order to satisfy EMC requirements, the L2, C5/C6 filter must 
have a high attenuation. 30dB attenuation leads to a reasonable size of filter inductor 
and less than 5OmV of ripple on C5/C6 at 200kHz for a ripple of MV on C7. 
20log- 
ZC6 
= -30dB ýU + ZOG (6.8) 
At 200kHz, the capacitors C5 and C6 have an impedance almost entirely 
dominated by their ESL: hence equation (6.8) above may be rewritten: 
coLESL 
> 0.0316 co(LESL + L2) 
which gives L2 ý! 6.12gH for a maximum ESL inductance of 200nH (due to 
C5, C6). 
(ii) Filtering of mains bus disturbances 
Mains bus disturbances may occur over a wide range of frequencies. One 
possible result of a mains disturbance is an excitation of the mains bus at a frequency at 
which the converter has a low attenuation. Classically, at very high frequencies a 
disturbance of the input is not seen by the converter control loop, but the high-quality 
output capacitances of the converter provide attenuation. At low frequencies the 
converter conductance control loop is able to compensate against voltage alterations and 
hence the signal is also well attenuated. There is, however, an intermediate frequency at 
which the converter control loop no longer has sufficient gain to provide the required 
attenuation and the output filters have too high an impedance. If this coincides with the 
range of frequency in which the input filter resonates, the disturbance will be magnified 
rather than reduced. Therefore the resonant frequency of the input filter must be placed 
significantly lower than the conductance control loop crossover frequency fc, say at one. 
tenth this frequency. In this case: 
L2 2t 
10,2.9jiH 
(2nfcý(M + C8) 
ýt 
(6.9) 
-where fc = switching frequency = 200kHz- 
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From the above two calculations the inductor value must be ýt 6.12gH and 
was set at 8pH. The core used for the inductor must be chosen to have good high- 
frequency properties, so that the permeability remains high at 200kHz, and the ferrite 
losses remain low. Additionally the core itself must support a high de current without 
saturating. The Nickel-Zinc material K8 from SEI was chosen for this application, since 
the material itself has low losses at high-frequencies, and supports a high value of 
magnetic field strength before the material incremental permeability begins to fall off (at 
H=3000A/m, It, & remains within 5% of its value at H= 0). Finally the core is available in 
toroid form, which, when mounted vertically on a support which also serves as an 
electrical connector, takes a minimum amount of space up in the converter whilst 
manufacturing and cabling is easy to achieve. 
The absolute maximum dc current seen by the core occurs when the 
voltage across the input capacitance (C5, C6) is at its minimum (165V during hold-up 
time) while maximum (overload) current is being drawn from the converter output.: 
overload output power _ 
360 
= 2.57A 165V x yj - 165 x 0.85 
The inductor current will thus be equal to 2.57A plus a small ripple 
current at 200kHz, which we will assume is no larger than 430mA peak. Hence the core 
must be designed for 3. OA maximum. With Hmax = 300OA/m for K8, this gives: 
NI 
:5 3000 or N= 1000le le 
- where le = magnetic length and N= no. of turns on the core. Since L2 
has been chosen equal to 8gH, a toroid must be chosen for which: 
AL = 1,2/N2 =8x 10'61(1000V 
Using this equation the core 628 in K8 material was chosen, leading to a 
final design as follows: 
AL = 11.9nH 
N= 26 tums 
O. D. = 17.15mm 
H at 3. OA = 212OA/m 
K8 characteristics: 
9= 15 
le 36.8mm 
L 8.04AH Ae = 23.2MM2 
I. D. = 8.48mm h=6.61mm 
Hsat = 300OA/M 
Resistivity= W05 
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H,, t is defined as the point at which the incremental permeability of the 
core falls by 5% with the increase in magnetic field strength. The tolerance of the AL 
value and hence of the inductor is 20%, so that the minimum inductor value remains 
greater than 6.12gH. 
The real ripple current created in the inductor due to the filter capacitor 
ESL may now be calculated, bearing in mind that it was assumed above that it would not 
exceed 430mA peak. 
The ripple current in L2 is caused by the drop in voltage across the 
capacitor C8, and the current in L2 increases approximately according to the equation: 
8V 
IL2 ý --ý-U Cost at 
so that the peak ripple is given by 
Si=L 
, 
ý-V, ýLEsLC8 
= 29.5mA L2 
and is hence well within the margins for L2. 
The winding design must also take into account the small high-frequency 
current being carried by the inductor. However, referring to section 5.63(c), the rms high 
frequency ripple current is around 1% of the magnitude of the dc current, and therefore it 
may safely be assumed that the high-frequency losses in the copper will be negligibly 
small so that relatively large diameter wires may be used. Therefore a design using 5 
parallel wires of 0.5mm diameter was used. This gives a copper loss of 0.1W at 2.57A. 
The alteration in core flux at high frequencies is largest during the 
alteration in voltage across the inductance due to the ESL of the capacitor C7 (see 
equation 6.9). It is this flux alteration that may lead to hysterisis losses and hence the 
peak to peak change in flux must be calculated: 
8B w 
Mt 
< 2mT pk-pk 2NA e 
-hence in this case core hysterisis losses are negligibly small. Eddy 
current losses may equally be neglected due to the high resistivity of the magnetic 
material. 
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6.2.2. c Common-mode Input Filter 
The common-mode filter consists of L1, C2, and C4 (see figure 6.2). C2 
and C4 are chosen to respect safety regulations which dictate that the leakage current to 
earth at maximum mains frequency (63Hz) may not exceed 3.5mA. This leads to a 
maximum value of 32nF, and a 1OnF capacitor is used in practice, for a live or neutral-to- 
earth maximum voltage of 270Vrms UEC 1991). 
Since the magnitude of common-mode noise is difficult to predict at the 
design stage, the value of Ll is initially chosen to be similar to that of existing designs of 
commercial converters, that is 100gH for this power level. It is expected that some 
adjustment of the common-mode filter would take place once the final converter 
production prototype has been built. However such an adjustment was not possible at 
this stage of the development since the packaging is heavily dependent on the 
manufacturing resources and preferences and is therefore unknown. However, it is not 
expected that the size of the inductor will alter significantly in the final design, since a 
large margin will be taken on the common-mode current for which it is designed. 
Since the power current carried by the common-mode inductor generates 
no magnetic field in the winding, the only magnetic field seen by the inductor stems from 
the common-mode current generated by the converter. The value of this current is 
unknown at the design stage but will not exceed a few milliamperes in the worst case 
foreseeable, and hence the inductor core is unlikely to saturate. The core used must be a 
toroid to allow easy winding on opposing core sides of the two inductor windings, and it 
must be of a material capable of maintaining its inductance value at the high frequencies 
at which common-mode currents are seen. A 623 SEI toroid in K6 material was chosen to 
suit these requirements: 
AL = 86.6nH 1, = 29.6mm 
N= 36 tums L= 112pH A, =17. Omm2 
O. D. = 13.46mm I. D. = 7. Omm h=6.61mm 
H at 5mA = 6A/m Hsat = 140A/m 
K6 characteristics: 
g= 120 Resistivity= W05 
The AL tolerance is 15% so that the inductor will vary in the range 95.2 - 
128.8gH in practice. The maximum common-mode current that may be seen by the 
winding without saturation is 115mA and so there is sufficient margin to allow a 
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redesign of the inductor on the same core at a later stage. The winding design uses two 
windings of 36 turns each made with 0.63mm wire. The total losses at 2.82A are then 
0.6W or 0.2% of the total output power. No significant high-frequency effects are seen in 
the winding or the core, as for the differential-mode inductor. 
The choice of the half-bridge power MOSFETs is made chiefly by considering the 
MOSFET maximum voltage, maximum current, and the losses associated with the 
MOSFET. The maximum drain-source voltage restricts the range of MOSFETs that may 
be used. Classically (for low-frequency PWM converters), the MOSFET is then chosen by 
calculating the expected drive loss, on-state loss, and switching loss and making a trade- 
off to choose the optimum MOSFET. In this case, however, loss considerations may be 
simplified by the lack of switching loss due to resonant operation, and the fact that drive 
losses are halved due to the resonant drive circuit, as was explained in chapter 5. 
Finally the cost of the components plays a large r8le in the final selection of 
MOSFETs for a commercial power supply design and may dominate loss considerations 
in some cases. 
6.2.3. a Pre-Regulator Output Voltage Considerations 
As stated in Chapter 4, in order to reduce the effect of the pre-regulator 
on the converter efficiency, it is desirable to take advantage of the pre-regulator in the 
choice of MOSFET for the high-frequency converter. The output voltage of the buck has 
already been set at 150V for hold-up time considerations, and this also offers advantages 
for the half-bridge since the power MOSFETs need only be rated at a maximum of 200V 
(with a 75% derating on the maximum MOSFET voltage) and hence cheaper MOSFETs 
with lower RDS(, n) resistances may be implemented. 
It should be noted that on a short-circuit failure of the buck MOSFET, 
200V bridge MOSFETs would also fail short-circuit due to drain-source overvoltage. This 
would occur after an initial period in which the MOSFET behaves as a zener clamp, 
absorbing the zener breakdown current. Hence a fuse is required at the input to isolate 
the converter from the mains input. An overvoltage corresponding to 133% of nominal 
voltage would occur during the MOSFET clamp time, for a 75% derated. MOSFET. For 
some applications, where this overvoltage is unacceptable, a secondary clamping zener or 
arc discharge protective device would have to be used to ensure the converter goes into 
current limit. A second alternative would be to use higher voltage MOSFETs which would 
not fail on failure of the buck, and hence could be used to turn off the converter on 
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detection of an overvoltage. The choice of bridge MOSFET in this study, however, is 
based only on efficiency and unit cost considerations. 
6.2.3. b Calculation of Losses 
(i) Drive lksses 
As noted in section 5.4.5., the drive loss associated with the two bridge 
MOSFETs will be: 
Drive loss= 2x 1/2CAVinit' + Vfinj 21 
where: ViriiO Vfinal -` initial and final gate voltages; Ci,,, = gate-source 
plus gate-drain capacitance when the MOSFET drain voltage is zero; f= switching 
frequency = 1MHz 
(ii) On-losses 
In order to calculate the on-losses in each MOSFET, the rms current Irms 
must be calculated from the duty cycle 'D' of the current in each MOSFET, which may be 
approximated at 50% by ignoring the gap resonant time, as follows: 
output power x1 30OW xI'. 1 5A 
buck output voltage x Tj 
-"x0.895 
2'FD 24TO5 
An additional 10% current is allowed for the transformer magnetising 
current, giving Irms ý 1.65A 
Then on-loss = 1.71rms 2 RDS (on) 
- where the 1.7 factor accounts for the increase in MOSFET on-resistance 
at 1000C, since RDS (m) is given at 25T (slight variations in this factor exist between 
different MOSFETs but these have been ignored). The table below shows the 
corresponding losses for six different MOSFET types representing the low on-loss 
MOSFETs available for operation above' 150V. Loss figures are totals for the two 
MOSFETs in the bridge. It is clear that on-losses dominate such that the IRF250 is by far 
the most interesting MOSFET to use even though its larger chip size means that, 
together with the IRF450, drive losses are the largest of all six devices. The advantages of 
the reduced drain-source voltage rating due to the buck pre-regulator are also clear 
(compared to the IRF450 which would be used were the half-bridge running directly from 
the rectified line voltage, the use of the IRF250 gains 2.9W or 0.96% in efficiency). 
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Type of MOSFET* 
I Vds (max)/V Cis, /nF RDS (on)/f2 Drive losses/W On-losses/W 
DIR40 500 1.6 0.85 0.32 7.83 
IRFP450 500 3.0 0.4 0.60 3.68 
IRF740 400 1.6 0.55 0.32 5.07 
IM51 350 3.0 0.3 0.60 2.76 
IRF640 200 1.6 0.18 0.32 1.66 
IRFP250 200 3.0 0.085 0.60 0.78 
*(International Rectifier 1985d) 
The IRFP250 would normally be chosen for its superior performance: 
however the device itself is significantly more expensive, making the IRF640 the best 
choice for the design, in terms of on-losses and drive losses. Total losses are 1.98W, 
corresponding to a 0.65% efficiency loss. However, the IRF740, while dissipating more 
has a significantly smaller output capacitance: and hence will be more suitable for zero - 
voltage switching. The additional loss introduced by using this device rather than the 
IRF640 may be more than compensated for by the wider range of ZVS operation. The 
total loss is 5.39W or 1.76% efficiency loss. The final choice between these two MOSFETs 
will be made in section 6.2.5. 
6.2.4. Control and Drive Circuits 
Figure 6.3 shows a block schematic of the low-level circuitry for both the half- 
bridge and buck converters. The control and drive of the half-bridge is made by 3 circuits: 
the 'start-up' supply; which in fact functions whenever the converter is on; the oscillator 
circuit which supplies the 1MHz and 200kHz signals and ensures that they are 
synchronised together; and the drive circuit for the half-bridge MOSFETs. The control 
and drive circuits of the buck converter will be discussed in section 6.3. 
As stated in chapter 5, the 74HCT CMOS logic series was used in the low-level 
circuitry wherever possible for speed reasons. Nevertheless, all the driver circuits run 
from a 12V supply rail as does the PWM control I. C., and hence both a 5V and 12V supply 
rail was required. However as little power is consumed on the 5V rail, a resistor-zener 
arrangement was used to derive 5V logic from the 12V supply. 
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6.2.4. a Start-up Circuit 
01 Start-up Supply converter 
As discussed in section 5.4.3., this is a small 10.5W converter which works 
directly from the mains rectified line voltage to supply, through galvanic isolation, 
12V to the converter low-level logic, control, and drive circuits which are placed with 
their ground connected to the floating secondary ground of the converter output. This 
grounding arrangement is justified in that section. Figure 6.4 shows the detailed 
circuit diagram of the low-level supply. 
In design terms, the converter must work at a voltage lower than the 
minimum foreseen input voltage to ensure that it supplies power to the converter 
low-level logic during all conditions such as brownouts, input undervoltage spikes, 
and so on. It is therefore designed to operate in the range 160 - 381V. In addition the 
converter must contain internal protection circuits to ensure that it's own control I. C., 
providing control and regulation to the small switching power MOSFET used, 
functions only with the correct supply voltage (undervoltage circuit) and will not 
function into a short circuit (overcurrent protection). Finally, regulation of the 
converter output voltage will ensure that the voltage supplied remains within the 
specification of the I. C. s it supplies throughout the input rectified mains operating 
range. These aspects are all discussed individually below. 
0 Converter Operation 
The topology chosen for the converter was a Zero-Current Switching 
Quasi-Resonant Flyback Converter using secondary resonance. A diagram of the 
basic topology is given in Figure 6.5. At turn-on of the MOSFET Q6, a resonant pulse 
of current flows due to the resonance occurring between the leakage inductance of the 
pulse transformer T1 and the added capacitance C9. Hence a transfer of energy 
occurs between primary and secondary during the on-time of the primary switch 
unlike in the classic flyback converter. The resonant current allows zero-current 
switching of the MOSFET Q6 to occur. When the current falls to zero at tj, the switch 
is turned off, at which point the secondary magnetising inductance of the transformer 
resonates with the capacitance C9 and the voltage across the transformer secondary 
reverses until C9 is charged up to the output voltage at t3. At this point the rectifying 
diode D5 conducts. Secondary current then flows into the output capacitor until the 
current falls to zero (discontinuous operation) or until Q6 is turned on again 
(continuous operation). In this application the converter is operated in discontinuous 
mode only by design. 
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The on-time of the MOSFET and the maximum frequency of operation of 
the converter is set by the closed-loop operation of the 555 in combination with the 
resistors, diode and capacitance R5, R6, DI, C5 shown in the detailed schematic of 
figure 6.4. The converter has the advantages of a reasonably-sized magnetic element 
(an RM5/i), zero-current switching, low noise particularly in the output rectifiers, and 
a simple variable frequency control circuit. 
03 Converter Control using the 555 timer 
The on-time of the converter is fixed by the resonant pulse of current in 
order to maintain zero-current switching; hence the off-time of the converter, and its 
frequency of operation, must be altered to obtain converter output regulation. 
However the complexity of the control circuit should be minimised to save cost, in- 
production adjustment, and so on, particularly bearing in mind that the required 
voltage accuracy of such a supply is not great. As a result, a simple control circuit 
using the 555 timer was designed using ripple control. The principle of this control 
technique is that a measurement of the converter output voltage, in this case taken 
from a tertiary winding of the transformer used to supply the IC itself, is allowed to 
rise to a certain voltage V2, which is the upper limit of the allowed ripple voltage, 
after which the converter is turned off. When the measured voltage falls below a 
second voltage V1, which is significantly smaller than V2 for hysterisis reasons, the 
converter is turned on again. By careful design of the converter output capacitance, 
taking into account the load on the converter and the energy delivered to the output 
capacitance per cycle, it may be assured that the converter output voltage always 
rises from V1 to a voltage greater than V2 during one cycle of operation of the 
primary switch Q3. In this way the converter will function at a variable frequency of 
operation according to the load but will not enter into a on-off "burst" type of control 
mode which generates significant low-frequency harmonics. The fact that the 
converter output voltage will always exceed the limit set by V2 is not critical because 
the required accuracy of this voltage is not high and may easily be met by design. 
The on/off ripple command for the converter is easily generated using a 
zener, transistor, and resistor (Z4, Q3, R7 in figure 6.4) so that when the measured 
voltage exceeds V2, the zener breaks down sufficiently to turn the transistor on and 
hence hold off the MOSFET gate command via the reset pin of the 555. Because the 
converter output only rises when the MOSFET Q3 is off, by virtue of the operation of 
this converter, it is not possible to interrupt the gate-source of Q3 during the on-time, 
and hence resonance and zero-current switching is always assured. Also, the lower 
voltage level (V1) measurement may be eliminated, and the MOSFET Q3 is simply 
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turned on when the measured voltage falls below V2, after which there is in any case 
a delay equal to the MOSFET on-time before the converter output starts to charge up 
again, providing the required hysterisis. 
The most important aspect of this kind of regulation is that the circuit 
used is very simple and that the stability of the regulation is guaranteed provided the 
hysterisis used is satisfactorily large. Hence no complicated compensation 
mechanisms or adjustments during production are required. 
It should be noted that during start-up of the converter, before the 
auxiliary voltage is established, the reset pin is not used since the zener Z4 does not 
break down, and hence the 555 timer operates in astable mode in which: 
On-time of Q6 is given by -0.7R5C5 
Off-time of Q6 is given by -0.7R6C5 
Once the converter begins to regulate, the capacitor C5 will discharge 
below 1/3Vc, and hence the on-time of Q6 will be between -0.7(R5C5) and 1.1(R5C5) 
and the off-time will be variable, both being determined by the control loop. 
4 Series regulator supply for 555 
This circuit is used to supply power initially to the small start-up 
converter, and to ensure that the start-up converter does not function until sufficient 
voltage is available to supply the 555 IC correctly. The circuit is shown in Figure 6.4 
part (a). To ensure the accuracy of the undervoltage protection incorporated in the 
circuit, the transistor Q1 is operated in a linear mode so that the sole inaccuracy of 
the circuit is in the variation of the gain of Q2 and in the base-emitter voltage of 
transistor Q1 with age, from device to device, etc. When the voltage across the 
capacitors C8, C14, generated by the rectified mains through resistors R1 and R2, 
exceeds the zener voltage of Z2, a current is generated in the collector of Q1, and the 
transistor Q2 is turned on. A hysterisis current is subsequently generated in zener M 
and resistor R13 to increase the bias current in Q1 and hence to ensure functioning 
when the voltage across the capacitors is loaded at turn-on of Q2 (the charging 
current through the resistors R1, R2 is less than the start-up supply current 
required). If the voltage on the capacitors falls below the voltage required to supply 
base current to Q1 via Z3, the series regulator will turn off, hence providing an 
undervoltage protection. The design ensures a tum-on voltage of 14V and a turn-off 
voltage of 11.9V (worst-case) for the 555. The zener Z1 limits the voltage on C8, C14 
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so that once the start-up converter begins to function and generates a 15V supply 
voltage to the 555, the series regulator will no longer supply current. 
05 Overcurrent protection 
The overcurrent protection of the start-up supply is implemented using 
R8-9, C16-17, D7 and the transistor Q7. When the voltage across C17 exceeds the 
base-emitter drop of Q7, this transistor turns on and immediately resets the output of 
the 555, turning off the MOSFET. This type of protection does not turn-off the 
converter, simply limiting the dissipation in the power MOSFET. An automatic 
restart of the start-up converter will be attempted every cycle in a pulse-by-pulse 
fashion. However, if the overcurrent is due to a failure in the converter low-level 
logic, an undervoltage protection further "upstream" of the converter prevents the 
MOSFET driver from driving the main converter MOSFETs when the gate voltage is 
below around 10V and hence the converter will in any case be turned off, and remain 
off. Hence this protection is simply to ensure that the start-up converter does not 
operate into an overload or short-circuit, and in this way overheating of the converter, 
which will not be prevented by the >30OW fuse at the converter input, is avoided. 
06 Converter and Pulse Transformer design 
The driving requirement for the optimum design of the converter is the 
minimisation of losses which are contained principally in the gate drive, the 1/2CV2f 
losses in the MOSFET, and the on-state losses in the MOSFET, rectifying diodes, and 
transformer windings. The ferrite losses must also be limited. 
The use of a zero-current switched converter may introduce large on-state 
losses since the characteristically high peaks of current handled may introduce a high 
rms-to-average current ratio and hence high losses compared to a classic PWM 
converter. Therefore a first approach to the design would be to optimise the current 
waveform to decrease overall losses. Because the losses in the diodes are 
approximately independent of waveform shape, diode losses need not be considered in 
this approach. 
The flyback operation of the converter, in which energy is stored in the 
secondary winding of the transformer during the period tl - t2, means that the design 
must also take into consideration the peak flux density in the core and hence a low 
permeability or gapped core will be required.. To reduce the peak current in the core 
as well as in the MOSFET and windings, the frequency of operation of the converter 
may be increased; then the energy delivered to the output per cycle may be reduced 
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and hence the rms-to-average current ratio will improve. Additionally, if the 
MOSFET on-time, and hence (approximately) the half-period of the resonant current, 
is increased, the peak current may also fall and again losses improve. However, as 
the frequency of converter operation increases, frequency-related losses, in particular 
MOSFET drive and 1/2CV2f losses and magnetic losses, increase, and hence a 
compromise must be found. In contrast, the peak value of current that flows in the 
secondary magnetising inductance during the switch off time must be limited to avoid 
saturation of the transformer core, and hence the energy transferred per cycle must 
not be too high, which limits the lower frequency of operation. 
In order to determine the optimum operating conditions of the converter, 
the relevant losses were computed as a function of the number of primary turns and 
the MOSFET on-time at the minimum input voltage of 190Vac (representing the 
worst condition). Overall the following assumptions allowed an initial design curve to 
be drawn: 
M It was found that the losses decrease as the AL value of the core 
decreases until this value becomes very small, and therefore the AL value was 
oPtimised initially at 5OnH. 
(ii) As expected from the arguments above, overall losses reduce with the 
frequency of operation which must be limited in its lower value only to avoid core 
saturation over the full input voltage range, for the selected core. Therefore the 
minimum frequency was selected for each core used. The pulse transformer design is 
made for the highest input voltage, which represents the condition of highest flux 
density in the transformer. The flux density is kept low by ensuring that the 
operating frequency and the magnetising inductance are high. The peak flux density 
occurs at t3 in figure 6.5, during the resonant discharge of C 9, where 
AL(N2)lpk 
Ae min 
and 
vtm 
(2V + VOut/ Ipk ý XL-(N2)(N 1) +N jTJ ITL 
9 
Vton FC9AL 
Týemin(Nl) + (2V(N) + Vout N ýý 
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where V= input voltage, Vout = output voltage, Ae min ý minimum 
effective magnetic cross-sectional area, N= N2/Nj. 
An RM5/i core was selected as offering a reasonable core and copper loss 
in the final design for its size and the available space on the printed circuit board, as 
well as offering ease of winding and termination, whilst allowing the required 
insulation between primary and secondary. This led to an operating frequency 
minimised at 88kHz. 
The steps taken to arrive at these values involved several iterative 
designs which are not detailed here. However, the curve shown in figure 6.6 results 
from these initial steps, and two further conclusions may be drawn from the figure: 
Gii) The converter efficiency always rises with decreasing 
MOSFET on-time 'ton' - it was decided therefore to set ton at around 100ns, which 
is the minimum pulse width which could be achieved with ease from the 555 IC. 
Ov) The losses considered are reduced as the number of primary 
turns are increased: however, as these are increased, the leakage inductance required 
to produce a resonant current becomes increasingly difficult to achieve, and therefore 
the number of primary turns was set at 14 allowing a primary leakage inductance of 
2.59H and a resonant capacitance C9 of 10nF for the operating frequency of 88kHz. 
This in turn leads to a final value Of ton of 130ns. The turns ratio is set to 14: 4 from 
N1 to N2 to ensure a margin on the peak voltage derating of the MOSFET Q6. 
To ensure correct discontinuous-mode operation of the converter, the 
current stored in the winding N2 at time t2 must be allowed to discharge into the 
converter output before turn-on of the MOSFET at t5. This is ensured in the above 
design. 
Figure 6.7 shows the (variable) losses and operating frequency against 
input rectified voltage. The non-variable losses occur chiefly in the rectifying diodes, 
and may be estimated simply as the average current multiplied by the forward 
voltage drop, as it is not expected that recovery losses will be significant due to the 
sinusoid nature of the currenL This leads to an additional loss of - 600mW. 
The material 3F3 from Philips was selected as the most suitable core 
material for this application, considering that the frequency of operation of the core is 
below 250kHz. The required leakage inductance is 2.5liH; and obviously such an 
exact figure was not obtained in practice but it was found that by winding just one 
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winding for each of NI-N3, and by using individual 0.2mm insulating sleeving on 
each winding, the required isolation between primary and secondary may be met (see 
section 5.6.5) and leakage inductances in the range 2.5-3.2gH were achieved on four 
separate transformers. Clearly the resonant capacitance C9 may be adjusted to obtain 
an on-time of 130ns in production; but more simple is to set the on-time of the 
MOSFET Q6 at the maximum resonant time possible, which is 150ns and 
corresponds to a leakage inductance of 3.2gH. For smaller values of leakage 
inductance, zero-current switching is ensured thanks to the diode D4, because the 
MOSFET current will remain at zero until the capacitor C9 discharges to a voltage 
corresponding to the input voltage multiplied by the turns ratio. The effect of 
operating at a larger to n than 130ns, for values of leakage inductance above 2.4gH, is 
that the losses in the converter will be slightly higher than the optimum. Hence if the 
leakage inductance is equal to 3.2g H, ton will be 150ns, and figure 6.6 shows that the 
additional losses are small (about 70mW); the frequency range will hence be 
practically unchanged. The converter will operate with a MOSFET on-time of 150ns 
during the start-up period only (when the converter is unregulated); after the output 
voltage reaches 12V, the ripple control method using the reset pin allows the timing 
capacitor of the 555 to discharge such that the maximum possible on-time of the 
MOSFET Q6 rises to 235ns. Again, due to D4, the converter will continue to operate 
normally for the time between the end of the current pulse and the turn-off of Q6 
since this time is not sufficiently large to allow discharge of the capacitor C9 to the 
input voltage referred to the secondary. 
As was stated previously, the converter is able to work down to lower 
voltages than 270V (rectified), to ensure the correct working of the complete converter 
during start-up and during the hold-up time. The start-up converter losses and 
frequency range is given for the input voltage range of 160V - 270V in figure 6.8 for 
the final design. In these conditions the total losses are higher, but the converter 
efficiency is not of critical importance during start-up or hold-up, and the losses in the 
RM5/i transformer of around 0.5W will not pose any thermal problems (thermal 
resistance of the RM5/i core in air is 850C/W leading to an elevation in temperature of 
-42 OC, which is quite acceptable). 
7 Summary 
The final circuit diagram with all circuit values is shown in Figure 6.4. 
The converter operated extremely satisfactorily throughout the input voltage range 
and was implemented with the power MOSFET drivers and other low-level logic on a 
Printed circuit daughterboard measuring exactly 19cm by 4cm. 
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6.2.4. b Oscillator and Synchronisation Circuits 
The oscillator and synchronisation circuit used in the converter is shown 
in figure 6.9, and is divided up into two parts as follows: 
01 Oscillator 
The oscillator circuit is made using only the CD4047 IC which furnishes 
both a 2MHz clock signal set by the R and C components added around it, and two 
synchronised 1MHz signals 180 degrees out of phase which are ideal for driving a 
double ended converter (such as the half-bridge). The 2MHz output of this IC is fed 
into the clock divider 74HCT160 IC. This synchronous decade counter was chosen 
specifically because it gives a short (500ns - corresponding to one period of the clock) 
monostable pulse every ten cycles of the 2MHz clock input at its 'Ripple Carry' pin. 
This pulse may then be used to synchronise the buck converter at 200kHz. 
0 Synchronisation Circuit 
As explained above, a single oscillator generates both the 2MHz and 
1MHz signals used to provide the 200kHz and 1MHz clocks for the buck and half- 
bridge converters respectively. The synchronisation circuit is used to ensure that the 
U01825 IC is correctly synchronised to the 200kHz output of the clock divider. 
Manufacturers of the UC1825 suggest two ways of synchronising the IC 
as follows. The UC1825 has a synchronisation 'Clock' pin which, according to 
datasheets, may be used for synchronisation of two circuits, usually two PWM ICs, in 
close proximity. In this application, a pulse input applied to this pin which exceeds 
3V will trip an internal comparator inside the IC and discharge the voltage on the 
timing capacitor of the IC, as well as toggling the internal flip-flop which alternates 
the drive signal output between each of the two output pins. The signal applied to 
this pin must be of a short duration because when it is 'high', the capacitor will 
remain discharged and hence the pulse width contributes to the maximum duty cycle 
available from the IC (at 200kHz, a minimum off-time of 5OOns would represent a 
loss in duty cycle of 4%). Also, the monostable circuit must remain in an open state 
between pulses (it must not consume more than 5mA from the clock pin and hence 
cannot be clamped to zero). Hence the output of the 74HCT160 may not be used 
directly (the pulse is of the order of 5OOns long), and an ac-coupled monostable output 
capable of generating pulses of short duration must be used. This synchronisation 
solution was eventually rejected due to the additional circuit required for the 
monostable, and the noise sensitivity and hence questionable reliability foreseen in 
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leaving the clock input in an open state between pulses when it is directly connected 
to a noise sensitive internal comparator of the IC. 
An alternative way of synchronising the IC was to enter, in series with 
the oscillator ramp generated by the timing resistor and capacitor, a pulse larger 
than 3V into the 'CT' pin of the UC 1825. This is done by injecting a pulsed current 
into a low value resistor which is placed in series with the timing capacitor. Normally 
this capacitor is charged by a current source which is set by the value of a timing 
resistor 'RT' so that when the capacitor charges to the threshold voltage of 3V, the IC 
discharges it back to zero to create the required sawtooth at the switching frequency. 
Injection of the pulse current into the series resistor has the effect of prematurely 
raising the voltage on the 'CT' pin above this threshold and hence provoking its 
discharge and ending the switching period. Once again the solution introduces a loss 
in duty cycle, hence requiring a monostable, and is noise sensitive as the signal is 
entered directly into a comparator input, particularly at high duty cycles, when 
switching noise could be seen superimposed on the pulse. Additionally, the current 
source required to provide a reliable pulse requires additional components. 
It was not felt that either of the above solutions presented a satisfactory 
way of synchronising commercial converters which would have to be reliable in mass - 
quantity manufacturing. Both solutions were tried in practice with poor results. Since 
either solution requires an additional IC, a more reliable circuit was designed which 
made use of the TLC555 IC as both a monostable pulse generator and a ramp 
generator. The use of the 555 in two places in the low level circuitry - the start-up 
converter and the synchronisation - will reduce its parts and manufacturing cost. 
This new circuit eliminates the need for a sawtooth generated by the 
UC1825 by using the 555 to generate a sawtooth in synchronisation with the 200kHz 
clock, which is then fed into the UC1825 for use in the control loop only. The ramp 
generator of the PWM IC itself is inhibited by tying the 'RT' connection to the 5.1V 
reference of the chip so that no current source exists to charge the capacitor. Then the 
capacitor'CT' may be removed. The flip-flop responsible for toggling the PWM signal 
between the two outputs is now commanded by a pulse generated by the 555 as a 
function of the sawtooth signal it also generates. Therefore the toggling command is a 
single digital pulse from zero to 5V applied to the 'CT'input, after which it remains 
clamped to zero, and hence no signals are combined together or superimposed. Now 
the sawtooth capacitor is placed on the 555, and it discharges to zero and begins 
charging again independent of the length of time required for the toggle of the 
outputs. The capacitor will stay discharged during the pulse coming from the 555 - 
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however the TLC555 was carefully chosen for its high-frequency capabilities, and has 
a output pulse of 100ns. In this way, the circuit has the added significant advantage 
that the maximum duty cycle is no longer limited by a discharging of the CT capacitor 
on the UC1825, and hence with a TLC555 deadtime of only 100ns, duty cycles greater 
than 96% may be achieved (allowing 2% margin for internal delays inside the 
UC1825). This allows valuable gains in the efficiency of the buck converter in some 
designs, and for this converter allowed greater leeway in the converter's performance 
during the hold-up time. Finally the circuit may be adapted for other applications 
since the synchronisation frequency need not be above the operating frequency of the 
PWM IC as is the case for the two original solutions suggested by IC manufacturers. 
The complete synchronisation circuit set-up is shown in figure 6.9. The 
555 is used in a classical way: the timing capacitor connected to pins 2 and 7 is 
charged by the 12V auxiliary supply through the 10k resistor to a voltage exceeding 
'/, of the 5V IC supply and discharged immediately a voltage is seen on pin 6 
exceeding 2/3 of the 5V supply, that is, every time a 5V pulse is received from the 
Ripple Carry pin of the 74HCT160. This pulse may be larger than its actual width of 
500ns provided it is not present by the time the timing capacitor reaches 1/3 of the 
supply again. The RC components chosen provide a sawtooth with an amplitude of 
2.8V - large enough to ensure a good signal to noise ratio in the control 
loop without 
being so large as to introduce significant alterations in loop gain due to non- 
linearities in the ramp itself. 
6.2.4. c Drive circuit 
The drive circuit used must interface between the PWM UC1825 IC and 
the half-bridge circuit, so that it is required to produce a single-ended command from the 
two alternating outputs of the IC, and also to produce a floating drive circuit for the 
upper MOSFET. As noted in chapter 5, the most ideal half-bridge drive circuit uses a 
resonant technique to save approximately one half of the power normally dissipated in 
driving the MOSFET. The circuit is shown in figure 5.17(e) and reproduced in figure 6.10. 
Turn-on of the MOSFET is achieved with the high source impedance drive of the pulse 
transformer, and turn-off is achieved by the clamping of the gate-source to a negative 
voltage through the pulse transformer leakage inductance, ensuring protection against 
MOSFET failure or spurious turn on in noisy conditions. The circuit is driven by the 
output of the 74HCT132 Schmitt-triggered NAND gate which is used to add a small 
(around 30ns) delay representing the gap-time to the 1MHz clocked output of the CD4047 
IC, as well as to provide supply undervoltage lockout: the driver MOSFET will only be 
turned on when the UC1825 IC reference voltage is enabled, which itself will only occur 
when the UC1825 is supplied by a voltage larger than 8.8V minimum (9.6V maximum). 
TI 
1144 
9: 9: 9 
D2 
(Reproduced from fig-ure 5.17(e)) 
D4 
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Bridge 
MOSFET 
.J 
D2, D5 =11DQ03 
D1 = 1N914 
D3, D4 = BY206 
Q1 = IRF510 
Q2 = 2N4401 
R1 = 220f2 
TI: Philips 3F3, 
RCC12.5x7.5x5 
p 
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The output of the NAND gates are then amplified and inverted using the 
DS0026 clock driver, which is supplied from the 12V line and converts the 5V signals to 
12V signals suitable for driving the MOSFET Q1. As explained in Chapter 5, the DS0026 
is a reliable and established low-cost bipolar technology device which combines high 
response times with a 1.5A output capability. The complete circuit is shown in figure 6.9. 
The driver functions as explained in section 5.4.5. c, supplying a ±12V drive signal to the 
MOSFET gates allowing MOSFET switching times of the order of lOns. Comparative 
tests, detailed in Chapter 7, against a typical resistive-charging drive circuit designed for 
a IMHz gap-resonant drive use showed a twofold improvement in consumption for 
equivalent gate rise times. The drive circuit gave a MOSFET switching time of the order 
of lOns. 
6.2-5. Power transformer desien 
Two types of transformer were in fact tested for the final design of the half-bridge 
converter. The first design used Litz wires to overcome high-frequency effects in the 
windings; the second design used a prototype planar transformer design. Both designs, 
however, used the same core which was selected as explained in the following subsection. 
6.2.5. a Core design 
The core design follows the procedure outlined in Chapter 5, section 5.7.2. 
The conditions of use for the core are as follows: 
a) Primary Voltage =80V 
c) Temp. rise =400C max 
b) Converter Output voltage =24V 
In order to determine the correct core material to be used at the 1MHz 
., 1/k should 
be used as described in Chapter 5. In this operating frequency, curves of BWj- 
case, the pot-core shape is ideal for this application due to its good noise shielding (from 
its closed core geometry), and the fact that it offers a wide bobbin and high effective 
length, both being factors which will help reduce leakage inductance in the winding. 
Therefore, following the procedure outlined in chapter 5, the product RthVe (Rth being 
the thermal resistance of the core in air, and Ve being its effective volume) is tabulated in 
column (i) of Table 6.1 for suitable pot cores. The figures for Rth may be obtained using 
the procedure outlined by McLyman (McLyman 1966) in which the thermal resistance of 
the core may be related to its physical dimensions using an empirical formula, although 
in this case the figures were readily available in the literature. 
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The power loss density is then tabulated according to equation (5.35), 
with k set equal to 5 for 4C6 and 1.25 for 3F3, the latter value being an initial estimate 
as explained in chapter 5- see column (ii). Then the 'Bf" curves maybe plotted for three 
pot cores at the power loss densities given in the table. The plot is shown in figure 6.11, 
and is in fact the plot that was used as an example in figure 5.29(c). 
The maximum number of primary turns allowed in the core, above which 
copper losses would exceed the core losses multiplied by k, may then be calculated from 
equations (5.34) and (5.35), and from this value, the minimum Bf product may also be 
calculated using (5.36). This gives the value of Bf below which the core design cannot be 
.M optimised. 
This value is then multiplied by the factor 1/Nrl-, and may then used to select 
the core size in conjunction with figure 6.11 (values in Table 6.1 are already multiplied 
by 1/Nri-, -, -, /k - see column (v)). The smallest core for which, at the frequency of operation, 
Bf /N-I-. Lk (from the curves) is greater than BfN]Nl; -,. M, is selected. Table 6.1 and figure 
6.11 shows that for 3F3 a 26/16 pot core must be used to satisfy this condition. The use of 
a smaller core would require a higher temperature rise or less current. In fact the BfMIN 
for the P26/16 core is slightly larger than the Bf figure given in the curves at MHz - 
however because the difference is small, it was elected to try this core and to review the 
results of the overuse of the core at the end of the design. 
Comparing the Bf curve for 3F3 and 4C6, it is clear that the NiZn core 
must be operated at very high frequencies to achieve a throughput power equal to the 
3173 core: for the P26/16 core, a frequency greater than 2MHz must be used. It was 
therefore elected to use 3F3 material. In fact, the maximum throughput power of the 3F3 
core is achieved at around 300kHz; nevertheless, the transformer will be used at MHz in 
the frame of this thesis, bringing other advantages (such as an improvement in output 
filter size). Naturally in other applications the designer may prefer to operate the core at 
lower frequencies, at which he will obtain lower core losses for the same core size. 
For the chosen P26/16 3F3 core operating at lMHz, equation (5.40) must 
now be used to calculate the flux density required to achieve the desired optimised ratio 
of copper and ferrite losses. The calculation was made using iteration: in this case 
performed using spreadsheet software although it may just as easily be found using a 
computer program. The figures calculated for the appropriate curve of figure 5.29(c) for 
loss density and eddy loss are: 
For B= 23.5mT, f= lMHz, Ve = 3.14cm3, Bf = 16833, k-1.04, Np 
= 
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Pd = 257MW/CM3; pHyst = 330mW ; PeddY = 560mW; PCu = 1210mW; 
Total loss = 2.1W or 0.69% of the output power. 
Note that the eddy losses are of a greater order of magnitude than the 
hysterisis losses, and that it was hence necessary to take them into account in the design 
as first postulated in Chapter 5. 
The ideal number of turns required to satisfy equation (5.40) is 7.9 - but 
the number of turns used in the design must be integral and so this is obviously not 
possible. Furthermore, an 8 turn primary is not convenient due to turns ratio 
requirements, as will be seen below - and hence the primary turns were increased to 9 in 
the final design and the design is not completely optimised. However the difference in the 
total power loss due to this error is theoretically small, as is shown in figure 6.12 in 
which the variation of power transformer loss is plotted against the number of turns for 
the P26/16 core, where it may be seen that N=9 is sufficiently close to the minimum loss 
optimum. The difference in losses is in fact 120mW. This number of turns gives: 
for B= 21mT, f= lMHz, V. = 3.14cm', Bf 4r-,.,, = 14963, k-1.04, Np0 
9; 
Pd = 201.4mW/cm3; PHy,, t = 250mW; P,, ddy = 440mW; P(j, - 1530mW; 
Total loss = 2.23W or 0.7% of the output power. 
The total losses of 2.23W multiplied by the P26/16 thermal resistance of 
21'C/W, give a predicted transformer temperature rise of 46.8*C. This is slightly greater 
than the temperature rise looked for (400C) due to the "over-use" of the core (the 
maximum value of Bf /4-1.1/k is 17235 at MHz; for an optimum core design Bf 
should equal this, but is in practice set at 14963). However, an excess temperature rise of 
7*C has no ill effects on the transformer, and it is also expected that the impregnation of 
the core bobbin will improve the thermal resistance sufficiently that the temperature rise 
will in reality approach 40'C. 
6.2.5. b Winding design 
The winding design follows the techniques outlined in Chapter 5, section 
5.6.3. In order to determine the number of secondary turns, the following equation may 
be written for the buck converter: 
Vout `ý Vin MIN X (DMAX - x%) 
(6.12) 
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where DMAX is the maximum duty cycle of the buck converter, usually 
limited by the drive and control circuitry (in this case the PWM IQ and x% is the 
overhead allowed on the duty cycle of the converter for improved transient response 
(usually x ýý 5%). 
In this design, the converter must be designed for the hold-up condition, 
during which the buck input voltage may reach a minimum value Of Yfinal = 165V. At 
this voltage the converter will be working at its maximum duty cycle; however it can be 
argued that x may be put equal to zero during this condition, because it is not necessary 
that the converter performs optimally during hold-up. This allows some gains to be made 
in the converter efficiency. Note that in normal (that is non-hold-up) conditions, the buck 
input voltage is equal to 270V minimum, and the buck converter is operating at a duty 
cycle far from its maximum so that the above duty cycle limit will not effect the converter 
transient response. 
The value of DMAX for the UC1825 IC is usually around 80% according to 
the manufacturer's datasheets; however, the synchronisation circuit used, which 
generates the PWM ramp and synchronising signals using the 555 IC, has the benefit of 
increasing the maximum duty cycle of the IC to DMAX = 96%. This is achieved by 
avoiding the need for a timing capacitor on the PWM IC, as described in section 6.2.4. b. 
A second equation must now be applied to obtain the turns ratio, as 
follows: 
Vout 
= 
(Ve + Vdiode) x 
NI, 
2 DTFO Ns (6.13) 
where Vo is the converter output voltage (24V); 1/2VOut is the voltage 
applied to the transformer by the primary; Vdiode is the maximum voltage drop across 
the diode (which is guaranteed by the manufacturer to be 0.85V at 15A, 25 
.C junction); 
NPIN. is the primary to secondary turns ratio; and DTFO represents the duty cycle 
introduced by the loss in voltage appearing at the converter output due to the 
transformer leakage inductance and the diode cross-conduction, as described in chapter 3. 
The value of DTFO may not be calculated with complete accuracy since the winding 
design has not been completed at this stage. However, since the number of primary turns 
has already been fixed at 9, the product of NsD TFO may first be calculated by equating 
equations (6.12,6.13): 
NSDTFO = 
2ND(Vo + Vdiode) 
Vin MIN D MAX (6.14) 
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where, applying equation (6.12), 
Vin MIN (DMAX) = 165 * 0.96 = 158.4V 
and hence: 
NsD 9x 24.85 x2=2.82 TFO 158.4 
so that, if Ns is set to 3, with Np =9 
DTFO Mx > 0.94 
This sets a target for the value of duty cycle off-time (td + t2) of 30ns if 
this value cannot be reached, the number of primary turns must be decreased to 8, in 
which case DTFO max 2! 0.84 but the 
buck and bridge MOSFET on-losses would rise 
significantly due to the decreased half-bridge input line voltage. In order to determine 
whether this is necessary, therefore, the leakage inductance of the transformer must be 
estimated according to section 5.6.5., equation (5.26): 
Llk ý- 
4nlo77Ns 2 lw IY3 + 
ihA) 
mH 
N? bw 0 
Here Ns = no. of secondary turns, M is the number of interleaves (the 
number of primary-secondary interfaces), lw is the mean length per turn in the winding, 
bw is the breadth of the winding (not equal to the core bobbin breadth), 1h is the total 
height of the winding copper and 7, h, & is the total height of the spaces between windings. 
All dimensions are in mm. 
In this transformer, a preliminary winding design may be simplified to 
that shown in figure 6.13. 
Here a distance of 0.4mm is left between primary and secondary through 
the insulation, which here takes the form of an epoxy encapsulation resin, the insulation 
distance being ensured by the use of an absorbent tape (such as 3ffs Fibromat) which is 
wound between primary and secondary. The resin impregnates the tape and is then 
polymerised. Impregnation under vacuum conditions must normally be made to prevent 
voids in the resin, together with a high-voltage verification test process, neither of which 
has been performed for the purpose of this thesis, due to lack of availability of equipment. 
The creepage and clearance distances between primary and secondary are measured from 
the exit of one winding to the exit of the other winding along the surface of the 
encapsulated bobbin, and must not be smaller than 4mm (on condition that elsewhere the 
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winding is enclosed by resin of a minimum thickness of 0.4mm) - but in fact this distance 
is easily obtained by ensuring that the windings are wound so that the 
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wires exit from the encapsulation at opposite sides of the bobbin (not shown in the 
figure). 
0 
Hence the above (preliminary) design gives the following: 
M=1; Ns = 3; lw = 53mm; bw = (9.45 - (2 x 0.4)) = 8.65mm; ch = (4.2 - 0.8) 
3.4mm; ch, & = 0.4mm =- so that Llk = 106nH (calculated), referred to the secondary. It 
should be noted that the value for bw includes a manufacturing margin on the bobbin 
size, not shown in the figure. 
It is now necessary to calculate the loss in duty cycle introduced by this 
leakage inductance, and hence DTFO, to see if the turns ratio foreseen is sufficient to 
allow a 24V regulated converter output voltage. 
The procedure adopted is as follows: 
(i) Choose the time td- In this case, from the value required for 
DTFO, the duty cycle off-time for the 2MHz rectified secondary voltage, VO, is 30ns. It 
should be remembered that there is a contribution made towards the duty-cycle off-time 
by the falling edge of the voltage Vo. The contribution will be small but a margin must be 
taken, and therefore we can set td < 25ns. A verification of this assumption may be made 
later on. 
(ii) A calculation of the cross-conduction time td may be made, for the 
condition of maximum load, from equation (3.50) or the curve of figure 3.5, 
0) td- ý s'r'lx + '! +1-1 
ý2i 
for successful resonance; or: 
ir 1 
(0 td- ýi 
when the resonance is not successful. 
where x= -Vs 2i c (02ý 
and for the purposes of this design, Lmag, the transformer magnetising 
inductance, is considered to be significantly greater than the transformer leakage 
inductance, and hence 
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Llk 1 
c Zr = 
4L4C2 
where LIk 1 is the transformer leakage inductance referred to the 
primary = 32 X 106nH = 954nH 
and C2 is the stray capacitance of the half-bridge MOSFET, which may be 
calculated from equation (3.53). This is as yet unknown as the choice has not been made 
between the IRF640 and IRF740 MOSFETs. 
Gii) A tradeoff must now be made, between the requirement to restrict td 
for the purposes of improving the transformer turns ratio and hence the converter 
efficiency; and the need for zero-voltage switching to avoid capacitive and linear 
switching losses. The tradeoff is complicated by the fact that the choice of MOSFET for 
the half-bridge has a large influence, and that this choice must also be made considering 
overall losses and not just the desire to achieve ZVS at any cost. From the curve of figure 
3.4, the 1/2CV2f losses associated with switching to half-bridge MOSFETs amounts to 
0.25CV2f with no zero-voltage switching: losses are hence 916mW for the 163pF average 
output capacitance of the IRF740; and 2.3W for the 408pF IRF640. The linear switching 
losses may be estimated from equation (3.46) but are extremely low since the current 
switched will be close to zero. 
To take an initial example, the condition that zero-voltage switching is 
obtained up to half load, together with the condition td<25ns, is set. It is assumed that 
Lmag is large such that: Llk 1-= = 24 from equation (3.49). The following results are 
obtained from the analysis: 
IRF640: Llk la ;21.05M for ZVS; Llk I-= ( 79nH for td ( 25ns 
IRF740: Llk I=- ;2 420nH for ZVS; Llk la ( 198nH 
for td( 25ns 
I 
It can be shown similarly that ZVS may be obtained at 75% rather than 
50% load by using the IRF740, provided that Llk 1-= is smaller than in the preliminary 
design, at 350nH. In practice, the winding design was modified in such a way that the 
leakage inductance was reduced to about this level as described below. 
It should be noted that the range of operation in which ZVS may occur is 
severely restricted by the requirements of td. Here, during normal functioning of the 
converter (that is not during the hold up time), the maximum duty cycle required for the 
buck would occur at an input voltage of 240.3V, corresponding to a buck duty cycle of 
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59%. This leaves a significant margin in the maximum duty cycle of the buck to allow the 
accommodation of transients at the converter input or output, as has already been stated. 
It is only during the hold-up time that such a stringent requirement is placed on the duty 
cycle of the buck. In other applications, however, it is common practice to operate the 
converter as close as possible to its maximum duty cycle whenever possible to reduce rms 
currents. Therefore this requirement must be maintained for a commercial converter. 
The winding design will be reviewed in the light of loss estimations due to high-frequency 
proximity effects, because it is in fact likely that the reduction of these losses will require 
interleaving of the transformer which would also tend to require a reduction in 
transformer leakage inductance. 
Primary Winding Design 
Now that the number of primary turns is set at 9, the optimum conductor 
diameter may theoretically be calculated from equation (5.23): 
dF 
17. lbw 11/3 
opt`cp'L--Rn-fj nun (see 5.23) 
where bw = winding breadth = 9.3mm, N= no. of turns 9, n= no. of strands (for 
a bunched conductor), f= operating frequency = 10OOkHz, Cp factor depending on the 
winding arrangement 1 (non-sandwiched winding). Note that the equation is only valid 
for windings containing more than 11/2 layers, for which y<3.5. 
Because the value of dopt depends on the number of parallel strands, which are 
required to keep the winding resistance down by filling the winding space available, 
several solutions are possible. From an understanding of the proximity effect (see 
Chapter 5) it may be observed, on condition that the winding area is filled, that the 
lowest resistance design involves only a single layer winding, in which the diameter of 
the wires used is chosen to maintain y 1, in order to obtain FR as close to 1 as possible. 
Then several strands of this diameter may be used to fill the layer width. Obviously it is 
not always possible to keep the number of layers down while filling the bobbin window 
area in all designs, but in this particular design the number of turns is rather low, and 
therefore this approach was adopted. The factor q) is given from equation (5.22) as: 
ýnNnd 
b Jw (6.17) 8bw 
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where A is measured in mm, and n= number of strands of the conductor, N= 
number of turns, d= bare conductor (strand) diameter in mm, bw = bobbin width in mm. 
Since 
wd01.2d for small wires, Nn 
where do is the strand outer diameter, for a fully used winding, the above 
equation may be simplified to obtain a value of d for which (p 1: 
86-21 
d= 70.79 f mm 
where f is the operating frequency in kHz. 
This yields a strand diameter ( 0.093mm to give (p (1 at 1MHz for a single layer 
winding. The reader should be reminded that this approach works only for single layer 
windings, where FR is approximately equal to (p for p=1: however the above indicates 
that the use of (standard) Litz wire of 0.071mm strand size is well-suited to this 
application. It should also be noted that in this approach it is not necessary to take into 
account the high-frequency harmonics of the current waveform, ýS proposed by Carsten 
(Carsten 1986) -a comparison of figures 5.25 and 5.26 show that the 
difference in value of 
FR at y=I for p=1 is negligible. 
Several design iterations using Litz wire of this strand size showed that the most 
ideal implementation of the design was to have two layers in parallel to reduce the 
primary resistance. Furthermore, it was found useful to create an interleave, so that the 
secondary was sandwiched between the two primary windings, in this way creating two 
sections in the bobbin, each of which contains a single-layer primary and a half-layer 
secondary, a technique which was explained in Chapter 5. In this way the primary copper 
losses are halved, while leakage inductance and proximity effects are reduced. Lastly the 
winding cross-sectional area allocated to the primary and secondary must be different, in 
order to allow for the two windings of the secondary, each of which only functions for half 
the time. 
The total bobbin height is 4.2mm, of which 1.2mm is allocated to insulation: one 
layer of 0.4mm between each of the two primary and secondary interfaces, and 0.4mm of 
insulation between the outer primary and the ! outside world. Therefore of the remaining 
3mm height, 1mm was reserved for the two primaries and 2mm for the two secondaries. 
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Normally, the conductor (consisting of several strands of 0.071mm wire) would be 
chosen to have an outer diameter do equal to the height available. However, in order to 
further reduce the resistance, the outer diameter was slightly reduced, if possible, to fit a 
aximum number of parallel conductors on a single layer. 
Hence, for the primary, the following design process is used: 
(i) Strand size is largest possible below 0.093mm = 0.071 
(ii) First selection of do: do = height = 0.5mm 
Number of parallel conductors = 
býv 
= 1.89 doxN 
bw 
(iv) To improve resistance, select do = ý-K = 0.47 
(V) Use 2 parallel Litz conductors as follows: 
Litz wire characteristics: 
Strands 2x (16 x 0.071mm) 
Outer diameter 0.445mm 
Resistance 354mfVmetre at 100C=- 
Winding characteristics: (P26116 core) 
N=9 turns mlt =53mm Aw =39MM2 
Resistance = 
354*9*53 
= 84mll 2x 1000 
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= 4.47A 75 x. 895 
Copper Loss= 840mW (two primaries) 
Area taken up in winding by primaries = 5.85MM2 
Height of two primaries 0.89mm 
Theoretical breadth of windings (no interspacing) = 8mm 
The winding is not completely optimised for copper loss, in that there is room for 
a larger Litz wire in the bobbin - however the above design of one complete layer for each 
winding allows easy manufacturing, a flat surface on which to wind the Fibromat 
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insulant, better coupling between primary and secondary, and further ensures that 
proximity effects are negligible in the conductor. 
(ii) Secondary Winding Design 
The height allocated for the two secondary windings is 2mm, and again this 
determines the initial choice of outer diameter for the winding. With one layer per 
secondary, the section created by sandwiching the secondary between two primaries 
means that (p maybe allowed to approach 2 for FR 1, givingd 0.18mm. However, Litz 
wire is not cheaply available in this or a similar strand size, and hence it was decided to 
use 0.071mm strand Litz. Using a similar procedure as for the primary design, a 
diameter do of 1.12mm conductor was chosen, with two parallel conductors per secondary 
winding as follows: 
Litz wire characteristics! 
Strands 2x (100 x 0.071mm) 
Outer diameter 1.12 m 
Resistance 56.5mf2/metre at 100-=C 
Winding characteristics- (P26/16 core) 
N=3 turns mlt = 53mm Aw = 39mM2 
Resistance = 
56.5*3*53 
= 4.44mf2 2x 1000 
I 12.5A 
Copper Loss= 695mW (two secondaries) 
Area taken up in winding by secondaries = 11.8mm 2 
Height of two secondaries 2mm 
Theoretical breadth of windings (no interspacing) = 6.7mm 
It should be noted that the two secondaries are wound directly one on top of the 
other, and that neither occupies the available bobbin breadth of 8.5mm (including 0.4mm 
on either side for insulation), and therefore, although the diameter of each conductor 
exceeds 1mm, the total height of the two windings will not exceed 2mm as the second 
winding that is wound will be moderately packed into the first layer. 
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The final winding design is pictured in figure 6.14, and differs from that of figure 
6.13 so that the leakage inductance must be recalculated as follows (from equation 
(5.26)): 
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M=2; Ns = 3; lw = 53mm; bw = (9.45 - (2 x 0.4» = 8.65mm; ch = 3mm; chä = 
0.4mm =- so that Llk = 24.2nH measured on the secondary. 
Since the leakage inductance appearing on the secondary is significantly smaller 
than that calculated above due to the interleaving of primary and secondary, the choice of 
turns ratio may be confirmed. The final theoretical value Of td at 12.5A load is 20ns; in 
this case the value of the leakage inductance is in fact slightly too low, since zero-voltage 
switching would be obtained only for loads approaching full load. The following 
theoretical characteristics may be calculated according to the analysis of Chapter 3: 
For: V. = 150V; Iout = 12.5A, C2 = 163pF (average); Lmag = 372gH (no airgap): 
ic (tj) = 4.25A; ic 42) 4.28A, t2 0 (correlating with the allowance t2( 5ns in the 
beginning of the section); Lr 112nH, Zr = 18.50, tg = lOns at full load. 
In 50% load conditions: 1/2CV2f losses = 200mW for the two MOSFETs; and the 
peak drain-source voltage during the gap-time = 114.6V. 
(iii) Summary 
The above transformer design correlates well with the prediction given in Table 
6.1, largely due to an accurate estimation of the copper fill factor. Hence the total core 
losses (hysterisis plus eddy) are 690mW; and the total copper losses are 1.53W, leading to 
an overall temperature rise of 46.85zC (which is reduced by the impregnation of the core). 
These loss figures are calculated, with a simple temperature rise verification made in 
practice using a temperature probe to confirm the theoretical figures. The winding design 
is relatively simple (see figure 6.14) and has sufficient margin to be easy to manufacture, 
and although the Litz wire is naturally more expensive than single-strand wire, it is 
necessary due to the high-frequency of operation. The Philips core and other material are 
standard items and hence do not involve any additional expense over that of a standard 
low-frequency design. Care should be taken with the termination of the secondary to 
avoid additional losses which could otherwise be incurred due to an over-long secondary 
wires. 
The design of the transformer has also involved fundamental decisions 
concerning the range in which zero-voltage switching occurs in the converter. It has been 
demonstrated that the fundamental conflict between the desire to reduce the time td and 
the desire to create zero-voltage switching conditions are difficult to satisfy. The solution 
of reducing the magnetising inductance to generate additional current for zero-voltage 
switching was not adopted: the magnetising inductance required would be so small that 
8 
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the fringe and edge effects of the gap in the transformer would be unacceptable at these 
frequencies. A distributed gap material such as iron dust does not have suitable 
properties for this application, as was discussed in chapter 5. And finally the magnetising 
current required to generate ZVS down to half-load range would be equivalent to half the 
maximum load current referred to the primary: the resulting conduction losses are too 
high to be justifiable in terms of the overall converter efficiency, since the 1/2 CV2 f losses 
remain small. The IRF640 MOSFET couldjust as easily be used in the design: the overall 
losses would fall because of the device s lower on-resistance (1/2CV2f would be 1W). 
However for noise reasons it was elected to use the IRF740 which would, for a 0.85% 
efficiency loss, allow lower noise levels due to a greater range of zero-voltage switching 
operation. 
6.2.5. c Planar Winding Design 
The planar winding technique was discussed in Chapter 5. The winding 
holds potential advantages in terms of manufacturing cost and high-frequency copper 
losses which will be tested in a real design below. This sub-section presents a brief look at 
the design of such a transformer to examine its feasibility. 
In the course of this work a prototype model was developed using stamped 
single-turn copper units which were assembled vertically on the P26/16 core, and 
insulated using mylar circular ! washers between each turn. Three mylar layers were 
used between primary and secondary to meet IEC 950 creepage and clearance specs. The 
use of Fibromat or other insulating material is physically not possible in this design to 
provide the 0.4mm space around each winding on the side of the pot-core centre leg, 
although a centre sleeving may be used, which would be placed on the core centre leg 
before the winding were placed in the bobbin. Creepage and clearance aspects were, 
however, not examined in detail for this brief design exercise. On the outer edge this is 
more difficult to imagine but Fibromat may be used around the outside of the windings, 
provided the sharp edge of the windings does not cut through the tape. This type of 
design is pictured in Figure 6.15 (Weinberg 1989(c)). An alterýative is to stamp more than 
one turn per layer of copper using a spiral shape: however this would require vias to 
bring the current out from the centre of the spiral to the terminal, and it was felt that 
this would take up height in the winding and be difficult and costly to achieve, and 
therefore only one-turn layers were used. 
An alternative to obtain the guaranteed spacing required would be to encase each copper 
turn in an epoxy, which would replace the mylar, Fibromat, and sleeving. The turns 
would then be manufactured as PCB, possibly multilayered with interlayer connections 
to create the required number of turns. This kind of solution is not examined in this 
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thesis since its exact application would depend heavily on the manufacturing capabilities 
of the producing company. However, further information on this solution may be found in 
the reference (Van der Linde, 1989) where it apparently met with some success. 
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The use of the planar winding technique is advantageous because each 
planar winding unit (in this case one unit would be one turn of stamped copper) is very 
thin, and hence skin effects may be made negligible, whilst at the same time the width of 
the winding is maximised since it occupies the width of the core window. Hence the 
resistance per unit is low. Even so, the units are stacked vertically to achieve the number 
of required turns, and each unit represents a layer p according to proximity effect loss 
theory, since the units are placed parallel to the leakage flux field inside the core (see 
Chapter 5) as in a normal winding. Therefore, the 9 turn primary will become 9 layers 
and FR will be prohibitively large even at very low unit thicknesses. The design must 
therefore be interleaved to reduce the number of layers by creating multiple sections as 
explained in Chapter 5. 
The maximum thickness of each copper turn is twice the skin depth, in 
order to avoid skin effect losses, but like in the above design, here the thickness of the 
copper should be chosen to ensure a low value of (p. Hence, for (p = 1, the equation (6.18) 
applies, with the modification do =d= the thickness of the copper, and hence: 
-F7-. 19- Vf 
This gives d=0.085mm. 
(6.19) 
Since this represents the maximum thickness of each unit, the unit will 
tend to have a high ! dc resistance and hence several turns must be used in parallel, 
particularly for the secondary. However, the turns may not be paralleled simply by 
placing two windings together with a layer of mylar between them, since this would 
constitute two proximity effect layers (i. e. p= 2), and the value Of FR would increase as a 
result. Therefore the only way to parallel windings and maintain p low is to interleave 
the windings. The number of interleaves possible is limited due to the complexity of 
termination of each turn, as well as the requirement for insulation between primary and 
secondary, and hence it was decided to limit the number of interleaves to 6, or 3 times as 
many as in the previous Litz wire design. This creates 6 separate sections according to 
proximity effect analysis. The design is shown in Figure 6.16, which gives the required 
calculations for the winding height and losses. It should be noted that each single-turn 
secondary is sandwiched between two primaries, so that p= 1/2 and the copper turns for 
the secondaries may therefore be three times as thick, giving FR -2 1.4 and a loss of 
0.245W. The primary windings are grouped in series of two turns, so that p=2 at the 
outer edges of the windings, and p=1 for the sandwiched windings, but the copper losses 
remain low since FR is 1.43 and 1 respectively. Unfortunately the winding cannot be 
divided up into several sections if the primary consists of nine turns (and splitting the 
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primary up into four plus five turns is not recommended since proximity effect losses 
increase), and hence the number of primary turns must be decreased to eight. This leads 
to additional losses in the power circuitry due to the decreased half-bridge line voltage. 
The figure shows that the overall copper losses are 668mW in the 
secondary, 735mW in the primary, giving a total of IAW, which is larger than the losses 
expected with Litz wire for Np = 8, see section 6.2.5. a. However, the height of the winding 
is 4.9mm =- meaning that less than half the pot core winding area is used. Obviously the 
design is no longer optimised, since a packing factor of 0.2 is no longer valid, o. 45 bring 
more accurate for the planar winding. Therefore a reselection of the transformer core to 
satisfy the particular requirements of the planar transformer would be required - one 
solution might be to use a lower-profile core in which ferrite losses would be reduced by 
the reduction of the volume of the ferrite, while the number of units required to fill up the 
core winding area would be limited. A re-examination of the design (not detailed here) 
shows that with this fill factor, the much smaller P18/11 core may be used for the same 
application with 1W total power loss, although again the transformer turns ratio is 
reduced in order to satisfy the conditions for interleaving, so that 4 turns are required on 
the secondary and 10 on the primary, having an effect on the overall converter efficiency. 
A planar wound 25X16 Philips 3F3 pot core was built according to the 
design of figure 6.16 and tried in the prototype converter. The largest difficulty 
experienced was in the interconnection of the different primary and secondary turns 
using the existing stamped copper design, and before production such difficulties would 
have to be resolved, although it was felt more likely that less problems would be 
encountered using the PCB-type design where the windings are coated in epoxy and 
interconnections may be made, in a multilayer copper design, with ease. Here the 
thickness of insulation between alike windings of O. 1mm may not be possible in 
multilayer PCB, however, and furthermore some connections must still be made on the 
outside due to the interleaving which prevents, for example, the winding of nine primary 
turns inside a single multilayer PCB. These connections could be made using insulated 
wires or pins, but care would have to be taken to respect creepage and clearance 
requirements meaning that the terminals of each layer would have to be taken exposed at 
a considerable distance from the ferrite output window. This would increase considerably 
the footprint of the transformer. Hence it may be seen that there are considerable 
production problems to be resolved before real application of the planar transformer. 
Nevertheless, the above initial design promises superior performance compared to a Litz 
or solid-wire design. 
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6.2.6. Output Rectification 
Referring to section 5.5., in which diode performance was discussed in some detail, the 
BYW-99P100 diode was chosen for this application because of its short recovery time 
(40ns) and soft-recovery characteristics, as well as its low cost, and the ease with which it 
may be implemented on the circuit board and heatsunk (the double diode comes in a TO-3 
package which may stand vertically and hence be heatsunk directly to the converter box 
through an insulating thermally conductive pad). 
Total losses from the rectifiers were predicted at 22AW or 7.5% of the output power. 
The snubber was designed as outlined in section 5.5., giving a capacitor of 100pF in series 
with a 3000 resistor in which losses are relatively small (422mW per diode worst case). 
Since the snubber behaviour is a function of layout, the value of resistance may have to 
be reviewed in the production prototype. 
6.2.7. OutpUt Filtering 
6.2.7. a Design of the Output Inductor. 
The output inductor will be designed to have a value of ripple allowing 
the converter to work down to 10% load without the current in the inductor becoming 
discontinuous, which has a detrimental effect on the converter feedback loop. Therefore 
the inductor must be designed for a peak-to-peak ripple current which is at most 20% of 
the maximum load current, that is 2.5A for a 12.5A output. The inductor could be larger 
to reduce even further the ripple: however this would have a detrimental effect on the 
transient response time of the converter and it would be more advantageous to design 
larger output filter capacitors. Additionally, the inductor must be designed to minimise 
losses, notably copper losses which risk being high due to the proximity effect, as 
explained in Chapter 5. 
The value of the inductor for a 2.5A ripple current is given by 
L= 
Voutxtd- 24x30x 10-9= 288nH 
2.5 - 2.5 
where td is the diode cross-conduction time, calculated in section 6.2.5. It 
is taken as 30ns to allow some margin in the design. 
Since the value of the inductance is so low, the design of the inductor is 
likely to be dominated by the copper losses in the core. It was therefore decided to use a 
Nickel-Zinc ferrite which would maintain a high inductance well above 2MHz, the 
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frequency of the ripple on the secondary. The use of this material is also well suited for 
inductor applications, since its low permeability reduces the induction in the core. An 
inductor slightly larger than that required may therefore be obtained using five turns on 
a SEI 629 core in K8 material. Like the input filter inductors, the use of a toroid allows 
vertical mounting on a support which also serves as an electrical connector, taking a 
minimum amount of space up in the converter. 
Because the number of turns is low, the copper losses are also low 
provided that the high-frequency skin and proximity effects are taken care of. Since, as 
explained in section 5.6.3, the estimation of proximity effect losses requires a value for 
the factor kE for the core, which is not known for this toroid, an alternative method must 
be found to ensure that losses are low. One possibility would be to wind the winding with 
Litz of a suitable strand diameter: a second would be to wind both Litz wire and solid 
conductor on the core, with the Litz wound closest to the core to ensure that the majority 
of the high-frequency component of the output current flows through it (the current 
distribution at high frequencies will tend to be exponential, rather similar to the current 
distribution in the first layer of a transformer, with the current density falling off from 
the inside of the winding towards the outside). The second solution reduces copper loss by 
improving the overall utilisation of the winding space: however it requires two windings 
and is therefore more expensive than the first method. Since the ac winding losses will be 
very low as a result, the first solution, with a single Litz wire winding, was adopted. The 
Litz wire selected was as follows: 
Litz wire characterist 
Strands= 
ics- 
(320 x 0.071mm) 
Outer diameter 1.95mm 
Resistance 19mfl/metre at 100=-C 
WindinL- characteristi cso (629 core) 
N=5 turns mlt =32.5mm Aw =30MM2 
Resistance = 
19*5*32.5 
= 3. lmfl 1000 
I 12.5A Copper Loss 0.48W 
Winding area used by Litz = 15mm 2 
Inductor Design 
AL = 29.3nH 1,32.9mm 
N=5 turns L 732nH Ae = 51. jMM2 
O. D. = 20mm I. D. = 6.18mm h=9.21 
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H at 15. OA = 228OA/m Hsat = 300OA/M 
K8 characteristics: 
9= 15 Resistivity= W05 
11sat is defined as the point at which the incremental permeability of the 
core falls by 5% with the increase in magnetic field strength. The copper losses are 
reasonable at 0.48W or 0.15% efficiency loss. 
In this application, the Litz wire has the additional advantage of being 
flexible enough to be wound easily on to the relatively small bobbin. It should be noted 
that the inductor value obtained is higher than required - this is inevitable since one turn 
less would give an inductor slightly too low in value. However, the fact that the inductor 
is nominally too high allows the use of a toroid of 30% tolerance, which is considerably 
cheaper than the higher tolerance products. Thus the inductor will vary in practice 
between 512 and 952nH. 
6.2.7. b Design of the Output Capacitor. 
The output capacitor must filter the inductor ripple current sufficiently to 
ensure an output ripple voltage which respects typical commercial converter figures. 
Here, around 1% of the output voltage may be tolerated for ripple and spikes, so that 
assuming a ripple three times smaller than the spikes, the maximum required ripple is 
60mV. It may be shown that for an inductor-fed output capacitor, the value of capacitor 
required to maintain a certain ripple voltage AV for a ripple current of Al is, for the 2MHz 
current: 
c= AI 2.5 2.6pF 8fAV -8x 2MHz x 60mV - 
It may be seen that due to the high operating frequency (the output filter 
sees twice the switching frequency of the half-bridge) the required capacitor value is low. 
However, the capacitor must also serve as filter to the buck inductor current which itself 
is not well-filtered at the buck output for control loop requirements. The output filter 
must therefore have a cut-off frequency sized for the 200kHz buck switching frequency. 
This is an advantage in itself since in this way bulky high-voltage filters are replaced 
with a small capacitor filter at the converter output. The output filter must provide 
approximately 25dB of rejection at 200kHz: hence a capacitance of around 20AF is 
required to filter the 200kHz current. To ensure the best possible performance of the 
filter capacitors, the value of the capacitor was increased well beyond this calculated 
value -= a 
final capacitor value of around 50gF was used. The reason for this is two-fold 
= firstly to improve to a maximum possible in the space available the converter transient 
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response, which in this case will be excellent since all the capacitors used are ceramics 
with very low ESL and ESR; and secondly, to ensure a good filtering of high-frequency 
noise at the output, both for the benefit of the user and internally for the converter itself. 
Such a filter was achieved by combining several different values of capacitor of differing 
qualities: the transient response was provided by a AVX 2174 general purpose 4.7AF 
ceramic capacitor; and the high-frequency filtering of spikes due to leakage inductance 
and diode recovery noise was achieved by a single Unitrode X711 330nF capacitor. The 
general level of switching noise was reduced by placing several different valued Unitrode 
K. 5U capacitors (2 x 470nF, 220nF, 100nF) in parallel. In this way the resonant frequency 
of each capacitor is combined to provide a band of frequencies at which the capacitor 
behaves as a low impedance, and this band was chosen to be approximately in the range 
10 to 20 MHz to ensure elimination of diode-related switching noise. Note that the 
different ceramic types (K5U, X7R, 2174) represent different qualities of capacitor, the 
X7R ceramic having low ESIJESR and hence being the ideal capacitor to supply the 
majority of high-frequency filtering, whereas the 2174 ceramic supplies the largest value 
of capacitor for a given volume. The total output capacitance of 6.29gF gives a ripple 
voltage of 24.8mV. The additional ripple at 200kHz introduced by the buck converter is 
not expected to be significant (it comes out at 11mV, see section 5.3.5) 
6.3. Buck Pre-Regulator Design 
This section outlines the design of the buck converter used to provide regulation of the half- 
bridge output voltage. 
In addition to the design considerations taken into account for the half-bridge 
converter, the buck converter must be designed to ensure a good transient response of the 
converter, a point touched on in the design of the power transformer above; to work down 
to 10% load; and to handle the input voltage range 165V - 381V. 
The operating frequency of the buck was set at 200kHz in order to allow 
synchronisation between the buck and half-bridge as described in the above section. The 
frequency of operation was seen as a good compromise between the minimisation of losses 
in the buck diode and MOSFET, and the size of the buck inductor and output capacitor. 
The buck converter must also provide current limiting to protect the output and 
the converter in the case of an output overload. This protection is achieved by measuring 
the buck secondary current and using the control loop, which operates under conductance 
control, to control the buck current and limit it to a maximum. The result of this 
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technique is that an overload will be supplied with a given value of current and hence the 
converter duty cycle will decrease, even to the point of cycle skipping, to achieve this. 
After a short time the converter will turn off from an undervoltage at its output. 
6.3-2. Buck MOSFET and diode desien 
The choice of the power MOSFET for the buck is made on the basis of drive, 
conduction, and switching loss. Here, unlike for the half-bridge converter, switching 
losses represent a sizeable proportion of the total losses. The table below gives the losses 
for suitable 400 and 500V MOSFETs, for an input voltage of 381V, corresponding to 270V 
ac. 
Type of Vds Ci, / Rds (m) Drive On- Switching TOTAL 
MOSFET* (max) Coss losses losses losst 
I 
nF L2 WWWW 
IRF840 500 1.6/ 0.85 0.09 2.96 3.90 6.95 
0.35 
IRF450 500 3.0/ 0.4 0.18 1.39 6.69 8.26 
0.6 
UZ040 400 1.6/ 0.55 0.09 1.91 5.02 7.02 
0.45 
IRF350 400 3.0/ 0.3 0.18 1.04 6.69 7.92 
0.6 
IRF430 500 0.8/ 1.5 0.046 5.22 2.23 7.5 
0.2 
IRF730 400 0.8/ 1 0.046 3.48 3.347 6.87 
0.3 
*(International Rectifier 1985d) 
t Includes 112CdVjnýf losses of drain-source capacitor 
The on-losses calculated in the above table take into account the increase in on- 
resistance with the temperature of the component by assuming a junction temperature of 
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100T, as in the selection of the half-bridge MOSFETs. Equally, here the cost of the 
components plays a large r6le in the final selection of MOSFETs for a commercial power 
supply design and here the IRF740 represents the best losses/ best price at Vin = 381V 
(above table) and has also one of the lowest total power losses at 268V (not shown). It was 
therefore used in the final design. 
Like the rectifying diodes of the half-bridge, the buck freewheeling diode is 
chosen on the basis of its conduction and recovery loss as explained in section 5.5. Here 
the diode chosen was the among the fastest available in its voltage and price range, the 
BYV29-500, a 9A 500V device with a recovery time of 50ns. For an input voltage of 381V, 
the diode average current is 1.3A and the rms current is 1.7A at 300W. At 268V, the 
average current is 0.9A and the rms current is 1.42A. The recovery charge at a predicted 
rate of change of diode current of 60A/gs maximum (assuming a MOSFET switching 
drain-source voltage fall time of around 35ns) is 120nC at 100"C, and the forward diode 
voltage is 0.92V at MA, 0.87V at 0.9A, 100'C 
Pdiode m lavy-VF +I rms 
2 RB + QrTVRf 
P(381V) - (1.3 x 0.92) + (1.7 
2x lOmfl) + (120 x 381 x 200E-6) = 10.37W 
P(268V) - (0.9 x 0.87) + (1.42 
2x JOmQ) + (120 x 268 x 200E-6) = 7.23W 
Switching losses are clearly dominated by the diode recovery losses and therefore, 
because there is likely to be a reduction in Qrr with operating frequency, the real diode 
losses will be below those predicted here. 
A small snubber of 100pF, 132f2 was added in parallel to reduce spikes on the 
diode, thus reducing the peak diode voltage at 381V ac input to 40OV, and reducing noise 
levels in the circuit. The snubber dissipates 1.45W at 381V and 0.7W at 190Vac. The 
resistance used was two 680,1W resistors in series. 
The Buck MOSFET drive circuit used has been discussed in section 5.4.5, 
and is pictured in figure 6.17. The circuit uses the complementary signal produced by the 
UC1825 to allow the variable duty cycle signal to be passed through the pulse 
transformer. At a positive 
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output from pin 14 of the I. C., for example, the pulse transformer drives the diodes D8 
and D10 on, via diode D4 and the transistor Q2, which is saturated on since the output of 
the pin 11 will be at zero. All diodes D4 - D10 are schottky diodes to reduce the voltage 
drop and improve the driver speed. Transistors Q1, Q2 are required because if they are 
not present, a voltage drop is seen at the complementary (sinking) output when each 
output goes high. The manufacturers data tells us that this voltage may be as much as 
2.2 volts at 200mA. This voltage drop would subtract from the voltage applied to the 
pulse transformer primary and therefore could lead to a reduction in speed at turn-on, 
having a consequent effect on converter efficiency. 
Transistor Q3 and diode DIO are necessary due to the rectifying diodes 
D8, D9, which prevent turn-off of the MOSFET through the pulse transformer. However, 
Q3 serves as a reliable clamping device, ensuring that the MOSFET gate-source will 
never exceed 0.6V during the off-time. The resistor R13 is sized to discharge the gate as 
quickly as possible (( 40ns) whilst introducing a loss of around OAW at full buck duty 
cycle. 
The pulse transformer is designed using a similar technique as for the start-up 
supply isolation transformer, using insulated wires to meet safety standards. No 
problems associated with leakage inductance of the transformer were detected at this 
frequency of operation. Here the ferrite used is the high-permeability 3E5 from Philips, 
so that the magnetising current may be reduced to 15mA peak producing insignificant 
total copper losses in the windings. Ferrite losses are around 75mW. 
6.3.4. Control Loop Implementation 
The use of a current-mode control loop was briefly discussed at the end of Chapter 
4, and the advantages of current-mode control are well known. The technique is a 
standard in commercial power supplies, mainly due to the extensive amount of literature 
written on the subject, as well as the availability of a large number of control IC s that 
may be used with current-mode control, thus making it a cheap and easy technique. The 
one large disadvantage with current-mode control is the fact that an accurate 
measurement of the power current must be made, since the current is iWected into the 
control loop to serve as a reference ramp against which a voltage loop error signal is 
compared inside the IC. Hence the current measurement must have a high bandwidth (in 
our case above 200kHz to capture the form of the current) and the inductor slope must 
not be too small which means that the inductor itself may not be too large. In contrast the 
current must be filtered to remove high-frequency noise. A second disadvantage is the 
need for so-called slope compensation of this ramp in order to compensate for errors in 
the relationship between the buck inductor slope and the duty cycle requirements which 
324 
occur above a buck duty cycle of 50%. This slope compensation is not easy to introduce 
correctly into the ramp signal although this problem is well-known. 
In summary, the technique on its own appears to have less advantages at high 
frequencies, compared to alternative methods, and this was indeed found to be the case in 
the real experimental set-up. The circuit was in practice extremely noise sensitive, the 
reason behind the noise sensitivity, as may be seen from figure 6.18(a), being the fact 
that in current-mode control, the feedback current (ramp) signal is injected directly into 
the comparator input (pin 7). Spikes on this signal may be seen as a high-current 
measurement by the IC, causing a change of the comparator output and a spurious off 
signal to be sent to the gate drive of the buck. To avoid spikes a filter is normally added 
as shown to the current measurement: unfortunately a high current bandwidth is 
required to allow a good transient rejection of the input voltage and to ensure enough 
slope on the current to allow the circuit to work, and in practice the design tended to be a 
compromise between the two which was unsatisfactory, particularly for mass-production 
and bearing in mind the noisy high-frequency environment generated by the converter 
itself. 
Fortunately, an alternative exists to the use of current-mode control in the form 
of conductance control, which is similar in properties but requires an additional op-amp 
to realise - see figure 6.18(b) which shows the principal elements. This control method 
offers several advantages: the current signal is no longer entered into the comparator of 
the PWM loop, but rather into the current loop error amplifier (pins 1,2,3), hence 
avoiding the need for spike filters and avoiding noise-related problems. The signal which 
is subsequently fed into the comparator of the IC is then the difference signal between 
the current measured and the voltage feedback signal coming from the external voltage 
error amplifier shown in the figure. Hence the comparator input sees a signal already 
actively filtered by the op-amp, which has a bandwidth around 1/6 the switching 
frequency of the buck, and therefore no spikes are present, providing normal precautions 
are taken with layout. Another advantage of conductance control is that the slope 
compensation circuit is now avoided since the error signal from the second op-amp is now 
compared to a ramp generated by the synchronisation circuitry rather than the power 
inductor. Providing the ripple on the output of the second op-amp (due to the inductor 
current ripple) does not exceed the slope of the synch ramp, the converter will experience 
no problems. The measurement may, indeed, be extremely smooth (with almost no ripple) 
since the slope need no longer be a faithful reduction of the current in the inductor. The 
loop response is, of course, still determined by the bandwidth of the current 
measurement-to-PWM-output loop, and hence the current should not be too filtered or 
the error amplifier of pins 1-3 too low in bandwidth. The move to this method of control 
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overcame the noise problems experienced with the converter by the author. Therefore 
this control method was opted for over the current-mode control method to reduce risk in 
production. 
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The real control loop schematic is shown in figure 6.19. The current feedback 
signal was taken using a sense resistor, which is simple and cheap to implement 
(particularly compared with a current transformer) =- the resistor is placed in series with 
the ground return of the transformer secondary, thus measuring the output current and 
providing fast and accurate overcurrent protection. Since the current has a small ripple 
current at 2MHz, this must be filtered, which is achieved easily with an RC filter which 
has a comer frequency of 400kHz, and is therefore still able to operate rapidly for the 
regulation of the buck and for improved input voltage transient response. As noted above, 
such a scheme would not be possible with current-mode control, where a real 
measurement of the buck inductor current (with a bandwidth relatively high compared to 
the buck switching frequency) would be required. 
The one disadvantage of this scheme, compared to the use of a shunt on the 
primary for example, is that the high output current requires a low value resistance to 
avoid excessive losses. The actual value of voltage required at the output of the current 
amplifier is set by the overcurrent protection circuit, which limits the output current by 
controlling the input to the error amplifier (pin 2 of the UC1825). The ideal voltage for a 
high signal-to-noise ratio for the current measurement would be 4V, the minimum output 
high voltage of the internal UC1825 error ampliflier =-: however, to allow some difference 
between input and output of the error amplifier to improve transient response, the 
maximum voltage is limited to MV. This voltage occurs at maximum current, 
corresponding to 360W - therefore the nominal voltage will be 2.75V at NOW, 12.5A. 
With an amplifier gain of 44, the shunt resistor voltage is 62.5mV, requiring a shunt of 
value 5raQ. The losses in this resistor will be 781mW at 12.5A, or 0.26% efficiency loss. In 
practice two 0.4W, lOmW resistors were used in parallel. 
In order to realise an amplifier of sufficient gain (33dB) whilst not compromising 
the bandwidth of the current loop, the circuit consisting of the op-amps LM324A and B, 
and the two transistors Q4, Q5, was used. Normally the required 33dB of gain could only 
be obtained from the LM324 up to 20kHz, due to its open-loop bandwidth of 1MIlz. 
However, together with the associated resistors, the circuit amplifies the signal on the 
shunt while ensuring that the two op-amps work as followers, and are therefore at their 
maximum bandwidth. Each op-amp serves to create a current mirror and to ensure that 
the overall gain is independent of temperature and life effects of the base-emitter 
junction Q4 and Q5 by including them in their feedback loops. The collector of each 
transistor is a high impedance current source and is thus insensitive to noise or the 
absolute value of the 15V or ground supply lines. The LM324 was chosen for its ability to 
work down below zero volts on a single-polarity supply, its relatively good performance 
which makes it also suitable for use as a regulating amplifier for the voltage loop (the 
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offset current is 5OnA maximum, and the drift of offset voltage with temperature is an 
acceptable 7gV/ C); its low price and its availability in a quad package. In order to allow 
the device to work with a small voltage on the resistor R21, the package is supplied by 
the 24V regulated output supply rather than the 15V auxiliary supply. 
Since it was found that in order to achieve a satisfactory working of the UC1825, 
it is necessary to ensure that the current measurement at the input to pin 1 be biased 
above 0.7V, the bias resistor R16 was added as shown in the figure. Overcurrent 
protection is obtained by limiting the input pin 2 of the UC1825 error amplifier to 3.3 
volts using the zener, resistor and diode, Z1, R11 and D3, shown. Since the voltage at this 
input of this error amplifier controls the value of current in the output by virtue of the 
closed voltage/current error amplifier loop (pin 3,1 of the UC1825), overcurrent 
protection is obtained at a speed limited only be the response of this error amplifier. 
6.3.4. (a) Stabilisation of Control Circuit 
The stabilisation of the control circuit is very simple since the 
conductance control loop allows the use of simple formulas for the loop design. Essentially 
the design process is as follows: 
(i) The loop gain of the current loop operational amplifier contained 
inside the UC1825 is determined so as to ensure that the current ripple never exceed the 
slope of the sawtooth generated by the 555 I. C. This leads to a iiiaximum gain of 6.6 at 
high-frequencies. 
(ii) The capacitor C8 is chosen to ensure a current loop zero at one- 
tenth the bandwidth of the current loop, which itself has a theoretical maximum 
frequency of 1/2,, times the buck switching frequency. Here the zero was set a 2kllz. 
(iii) The voltage loop must have a bandwidth less than one-tenth of 
the switching frequency and at around 2/3 the zero frequency of the current loop, or about 
1.25kHz. 
(iv) The gain of this loop is chosen to ensure that the conductance 
control is achieved, that is that the voltage error signal from the output of this error 
amplifier provides a voltage corresponding to the desired current from the current loop. 
The gain required is 2 maximum. The capacitor C7 is chosen to set a zero at 1.25kHz. 
4 
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6.3.5. Buck Inductor and Capacitor De i- 
6.3.5. a Buck Inductor 
The buck inductor must be designed to allow operation of the buck in 
continuous conduction mode down to 10% load so that the maximum peak-to-peak ripple 
current should be no smaller than 20%. The design considerations are therefore similar to 
that of the output filter inductor, described in section 6.2.7. 
The buck current has an average value of. 
Pout 
= 300 = 2.23A 
0 
'buck 
ut x 11 158.4 x 0.85 
and hence the inductor value for a ripple current of 20% of this current, 
is: 
L= 
Vout(1-DMIN). 
= lmH Ibuck x 0.2f 
vt 158.4 
where V= 158.4, di = 0.44A, f= 200kHz, and DMIN ý-- Vn max 
= -Y8--1 z- 
0.416. 
The inductor must be sized to avoid saturation in the maximum current 
conditions, including ripple and overload, that is: 
Ibuck m «2 
360 xl '0% ' 2.93A 
ax 158.4 x 0.85 
which leads to an L12 value of 8.6 x 10-'. The fact that the inductor is so 
large results from the 10% load requirements and the low duty cycle of the buck at 
270Vac, due in itself to the hold-up time requirements. 
The final design uses a Philips RM12/i core in 3F3 material, with AL ' 
160nH, and 80 turns to give 1.024mH 3%. The core design is dominated by copper loss, 
with the ferrite losses due to the ripple current being, from datasheet curves, equal to 
330m. W. To determine the optimum wire diameter to use, equation (5.20) may be applied, 
since KE is known: 
dopt =: 
K Wn 
(from 5.20) 
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where K=ý 
-*- 
I PC = resistivity of copper in f2mm; 
lw 
= mean length 
per turn in mm; f= operating frequency in kHz; N= no. of turns; n= number of strands. 
This gives dopt = 0.065mm for kE = 6.8 x 10-6. Hence the use of Litz wire is required, and 
the final design gives the following: 
Litz wire characteristics: 
Strands= (81 x 0.063mm) 
Outer diameter = 0.905MM 
Resistance 87.4mf2/metre at 100C=- 
Winding characteristics: (629 core 
N= 80 turns mlt =61mm Aw =75MM2 
Resistance = 
87.4*80*61 426.5mfl - 1000 
I 2.23A Copper Loss 2.12W 
Winding area used by Litz = 51.5mm 2 
Inductor Desien 
AL = 160nH le 56.5mm 
N= 80 turns L 1.024mH Ae = 146mm2 
The total losses are 2.45W or 0.8% efficiency loss. 
6.3.5. b Buck output capacitor 
The buck output capacitor serves as the input capacitor for the half 
bridge, and hence must be designed to limit the ripple voltage on this input line due to 
the buck inductor ripple current, while being capable of sourcing the high-frequency 
1MHz current demanded by the bridge MOSFETs. However, it must not serve as a high- 
attenuation filter at 200kHz: in fact, it is essential, because the buck current is measured 
on the secondary, that the buck capacitors have a comer frequency above 20kHz to allow 
a high-frequency current measurement. Together with the 1mH buck inductor, this leads 
to a value of capacitance of 64nF which was implemented using two Nichicon high- 
quality 120nF polypropylene capacitors in series. 
6.4 Summary 
This chapter has examined the design of the buck-fed half-bridge converter in detail. 
Circuit diagrams and design philosophies have been discussed, and the techniques used 
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reflect those developed in the previous chapters, and are equally valid and applicable to 
the majority of high-frequency converter applications. 
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7 PERFORMANCE RESULTS OFTHE 
GAP-RESONANT CONVERTER 
This chapter presents the test results of the buck-fed half-bridge gap-resonzmt coiwt, rter, 
the design of which was outlined in Chapter 6. Details include the performance of the 
overall converter with varying load and input voltage; the performance of the IMIN gat. (ý 
drive circuit compared to an alternative design-I and the switching characteristics of the 
power MOSFETs and diodes. 
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Introduction 
This chapter presents test results for the buck-fed half-bridge gap-resonant conuerter. The 
chapter is divided up into sections as follows: section 7.2 gives photographic wal, eforms of 
the converter starting with the half-bridge gap-resonant converter ivai, eforms (scction 
7.2.1), and followed by the low-level logic waueforms (7.2.2. ); start-up supplýv u'al'tforms 
(7.2.3); and the buck converter waueforms (section 7.2.4). Section 7.3 gh, es effictency 
measurements. 
7.2 Converter Waveforms 
The complete circuit diagram is giuen is figure 7.1 at the ctid of this rhapter. Compoitcrif 
ualues are not giuen. but may be found in the indiuidual circuit diagrams gii, en in Chaptcr 
6. 
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7.2.1, Half-bridffe waveforms 
VO is the voltage at the common point of the two secondary output rectifying diodes, 
referred to the secondary ground. 
LTPER Vd,: 1OV/div 'finiebase : O. Ips/div 
LOWER V,: 20V/div 
This photo shows clearly that the drain-source voltage is not resonating down to zvro. A 
InF capacitance has been added in parallel with the MOSFET drain-source 1, o 
denionstrate this. 
335 
3. Drain-source voltage and V 15A load ýO I 
UPPER Vd,: 20V/div Timebase : 0.2ps/div 
LOWER V,: 20V/div 
A. s in photo (3), this shows clearly that the drain-source voltage is not. resollat Ing do%%'11 Io 
zero - here the gate turn-on of one MOSFET has been delayed to show that tli(' d ra ill - 
source voltage remains low for some time (allows error margins in the gap-tinle). 
4. Drain-source voltage and V,. 20A load 
I JPPER Vp: 20V/div Tinichnse : 0.2ps/div 
LOWER V,: 20V/div 
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Here the load is larger (exceptionally) at 20A, so that the voltage falls just to zero before 
rising again and zero-voltage switching may be achieved. It should be noted that the 
diode cross-conduction time has increased with load. The lnF capacitance is still presvio.. 
5-7. Primary transformer voltnge . Lyate-source voltag and VO_ for various drain, 
source capac tances added to one MOSFET. at 15A load 
These three photos show the decrease of drain-source capacitance and tlie corresponding 
improvement of the gap-resonant interval until, with no drain-source capacitance, Ole 
converter is fully zero-voltage switching. The photos illustrate the iniport. ance of keeping 
the MOSIFET parasitic drain-source capacitance low. As the capacitance is decreased, it 
should be noted that the drain-source voltage rise time increases requiring a faster gate - 
drive to ensure zero-voltage turn-off. 
5. 
UPPER 
CENTRE Vgs: 1OV/div* 
LOWER Vo: 40V/div 470iiF drain-source capacitance 
*These photos (4 - 10) were taken when a previous gate-drive circuit was used for t1w half-bridge. 
in which the off-state gate voltage was not negative. 
VP: 20V/div Timebase : 0.2psldiv 
337 
6 
UPPER 
CENTRE v9s: 1OV/div* 
LOWER V,: 40V/div 
7. 
UPPER Vp: 
CENTRE v9s: 
LOWER VI: 
0.1nF drain-sotirce capaeitance 
20V/div Tiniebase : 0.2pshfiv 
1OV/div* 
40V/div No additional drain-source capacitance 
Vp: 20V/div Tiniebase : 0.2ps/div 
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8. Drain-source voltage and V,. 15A load 
UPPER 
LOWER Vd,: 10OV/div 
Shows the output diode cross-conduction time compared to the drain-source voltage 
across a half-bridge MOSFET. Here the output current is 15A (overload conditIon), givng 
a cross-conduction time of 35ns. Note the peak diode voltage of around 65V with snubber. 
The drain-source capacitance added to one MOSIFET is set at 100pF for all subsequent 
measurements pictured hereafter. 
V,: 20V/div 'niiiebase : O. lps/div 
339 
9. Drain-source volt. ige and transformer current. 15A load. 
UPPER 
LOWER I,,: 5A/div 
It should be noted that the drain-source voltage is falling to zero well before the current 
starts to change direction in the transformer, indicating that tile resonance down to zero- 
voltage is easily achieved. The noise on the voltage measurement is due to the current 
probe. 
10. Output voltage ripple and Output current ripple 
UPPER 
Vds: 50V/div Timebase : 0.2ps/div 
'L: 0.5A/div (ac) Timebase : lps/div 
:W () 
CENTRE Ibuck: IA/div (ac) 
LOWER V"t: 1OOmV/div (ac) 
The photo shows the ripple current in the buck Ibuck and output inductor 11., in(] fbe 
capacitor ripple, which is -50mV. 
11. Rectif Y diode current )jng 
Diode Current: 2A/div Timebase : 5ns/div 
This photo shows the recovery of the secondary rectifying diodes. 
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7.2.2. Low-level logic wayeforms 
12. CD1047, DS0026 
UPPER 
LOWER DS0026: 5V/div, Inverted 
The photo shows the output of the CD4047 1MHz clock, as well as the itwerted output of 
the DS0026 driver (see next photo), the off-time of which is delayed with respect, to fbe 
CD4047 to provide the gap-time in the half-bridge. 
ja 
_D, 
90026 Oufputýý 
UPPER 
LOWER Pin 5: 5V/div 
CD4047: 5V/div 'finiebase : 0.2ps/div 
Pin 7: 5V/div Timebase : 0.2ps/div 
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This photo clearly shows the gap-time between the two half-bridge gate coniniands. Tlie 
gap-time is adjustable using two resistors shown in the circuit diagram, althougli Ow 
value would be fixed in production units. Here it is set at approximately 100iis, to coiiiply 
with the results of the analysis in Chapter 3. 
14. Buck and Half-BridLe Late wavefornis 
UPPER 
CENTRE Buck: 1OV/div* 
LOWER Synch: 2V/div 
This photo shows the synchronisation circuit working: the 'synch' waveforn) is if) f. 10 I Ile 
voltage across the CT timing capacitor of the TLC555, which is charged from Ow 12V 
supply to a voltage of 2.8V, and subsequently discharged by the Ripple Carry otit, ptit of 
the 74HCT160. It should be noted that the height of the ranip may not exceed 3V, since it 
would risk limiting the duty cycle of the buck converter if it did so. This is Clearly not t1le 
case - the buck gate-source waveform shows the converter operating at 
96'ý" duty cycle as 
may be seen from the very small off-time of the waveform. 
The half-bridge drive wavefornis show that the lialf-bridge is operating at five tinie.,, tlie 
frequency of the buck converter, and is synchronised as expected. 
Bridge: 1OV/div 9Nmebase : lp. s/div 
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15. Gate-source Voltage 
UPPER v9s: 5V/div 'finiebase : 0.2ps/div 
Shows the half-bridge gate-source voltage. The slight overshoot in voltage is due to 
parasitic capacitance of the elements in series with the gate (notably the blocking diodes). 
16. Gate Current and drivinL, MOSFET drain-source voltaLrc 
UPPER igs: 1A/div 'finiebase : 0.2ps/div 
LOWER Vds: 1OV/div 
This photo was taken with 1OnF added to the gate of the IRF640 lialf-bridge NIOSFET in 
order to illustrate the currents flowing into the gate of the power MOSFE'l' during die 
switching cycle. When the primary MOSFET is turned on, a dossy) resonance takes place 
: ii 
between the total gate-source capacitance and the pulse transformer leakage indlict"Ince, 
producing a sinusoid of current. At turn off of the primary MOSFET, however, 01v pulse 
transformer secondary magnetising inductance charges the capacitor to a voltage 
determined by the clamp winding of the pulse transformer, with minimal losse. s. 
17. Gate Current and 12V supply current 
UPPER isupply: 0.5A/div Tiniebase : 0.2ps/div 
LOWER Igs: 0.5A/div 
The photo is taken with only 1 MOSFET being driven an(] no additional capacitors. 'I'lle 
supply current is composed of a pulse of current at turn on (I., negat ive in lower t racv). 
followed by a build-up of niagnetising current; and then at turn-off of' Hie primary 
MOSFET, no current is drawn from the supply as the niagnetising current. flows into t1w 
MOSFET gate. Finally, as the secondary (negative) gate-source current. falls to zero, t1w 
'excess' magnetising current flows back into the supply. The di&i-ence In form bel%veen 
the positive and negative gate currents is more difficult to see 1wre 01,11i if) tlie previous' 
photo since the current handled is smaller and there is more noise on the measurement 
(the upper trace is in fact a measurement of voltage across a resistor and introduces 
scope noise). 
18, Gate Currpnt and Gate-source Voltages 
UPPER 
LOWER igs: 2A/div 
Finally, this photo shows the half-bridge gate voltage and current together. 
7.2.3. Start-up Supply waveforms 
19. Drain Current and Gate-source Voltage of resonant flyback startup converter 
UPPER 
LOWER vgl, ": 10V/div 
v gs: 5V/div 
Tiniebase : 0.2ps/div 
id 5A/div 'niiiebase : O. Ips/(Iix, 
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This photo shows the resonant current produced in the drain of the start-111) stippl. y 
MOSIFET at 300V de input, together with the gate-source voltage of this MOSFET. 
20. Drain Current. Drain-source Voltage. and Supply line Voltage 
UPPER VDD: 50V/div Timebase : 0.1ps/div 
CENTRE Id: 5A/div* 
LOWER Vds: 50/div 
The photo shows the MOSFET drain current, together with the drain-source volflg(ý of 
the MOSFET, and the supply line voltage to this converter. The drain voltage rises afhýr 
turn-off in a resonant fashion, because the secondary resonating capacitance is being 
charged by the energy stored in the pulse transformer magnetising inductance. 'Hio. 
voltage exceeds the input voltage VDD by the output voltage divided by the turns rat io of' 
the transformer (in this case, 14 /4). Note the noise on the VI)I) fine. The operat ing (16w) 
voltage is 300V dc. 
: w7 
21. Drain Current and Drain-source Voltne 
UPPER ld: 5A/div Tiniebase : 2p, 4div 
LOWER Vd: 20OV/div 
In this photo, the operating voltage is 250V de. It may be seen, on a larger timebase, timt 
the secondary current is eventually falling to zero before turn-on of Hie primary 
MOSFET, and hence the drain voltage of the MOSFET oscillates around the line voltage 
at the end of every cycle. This is essential to ensure that the transformer core (foes not 
saturate. 
Operating frequency is around 100kHz. 
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22, Drain Current and Resonant Capacitor Voltage 
UPPER 
LOWER VC: 10OV/div 
This photo shows the voltage across the secondary resonant capacitor in Ow same 
conditions as the previous photo. 
7.2.4. Buck Converter waveforms 
23. Buck drain Current and Gate-source Voltne 
UPPER 
LOWER Vgs buck: 1OV/div 
ld: 5A/div Tiniebase : 0.2ps/div 
lbuck ý 0.5A/div (ac) nmebase : lp. s/div 
3-49 
This photo shows the 0- 10V drive for the buck gate, and the buck inductor ripple at 
approximately 0.5A peak-to-peak. The input voltage to the converter is 270Vac. 
24, Buck drain Current and Drain-source VoltaLe 
UPPER 
LOWER Vds buck: 10OV/div 
The input voltage to the converter is 270V ac. 
'buck: 1A/div Tiniebase : lp-4div 
: r)() 
24, Buck drain Current and Drain-source Voltaae 
UPPER 'buck: 1A/div Timebase : lps/div 
LOWER Vds buck: 10OV/div 
The input voltage to the converter is 190V ac. 
7.3 Converter Efficiency 
The converter efficiency was measured at 190V ac and 270V ac, at 25'C anibient, wit li 
semiconductor components appropriately heatsunk. The theoretical and actual values at, 
maximum load are as follows: 
Conditions Vin = 190V ar Vin = 270V ac 
MEASURED MEASURED 
1017e, load (30W) 55.2 51.9 
50% load (150W) 85.5 84.2 
10017c, load 86.1% 8 7.2 I/r, 
Vin = 190V ac Vin = 270Vac 
THEORETICAL THEOREMCAL 
59.517(, 57.314 
85.317v 8 4.2 l7r, 
86.57% 85.14'7, 
It may be seen that the theoretical loss calculations (presented in Chapter 6) are sliglitlY 
pessimistic at high input voltage. This is due to the fact that the diode losses in the rectifiers 
of the half-bridge and the buck dominate the theoretical and practical losses; but, ill practice 
the recovery losses of the buck diode are lower than expected, giving all overall increase in 
efficiency. Even at 50% load, when zero-voltage switching is not obtained, introducing 
additional losses, results are still more favourable than expected. However, in other 
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conditions where results are worse than expected this may be attributed to the fact that the 
rectiýýing diode junction temperature assumed for the calculations was 100T, whereas in 
reality the efficiency measurements were made at only 250C ambient. 
The converter efficiency obtained is competitive enough for the commercial market, without 
being extraordinary. However the emphasis of this design was placed on the reduction of size 
while maintaining similar efficiencies as those of the existing lower frequency PWM 
converters: this has been achieved successfully. The converter was finally housed in an 
aluminium. box of dimensions 24cm(L) x 8cm(W) x 5cm(H), corresponding to a power density 
of Min'. This and other points are discussed further in Chapter 8. 
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This chapter presents the conclusions of the work performed in this thesis to investigate 
the use of resonant techniques in off-line converter applications. The achievements of the 
work are outlined. Recommendations for further work are also given. 
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Conclusions 
The use of resonant-mode techniques in off-line converters has been investigated. 
Following a review of the resonant technique, a method was derived to classify resonant 
converters into one of three categories according to the resonant technique used: the 
conventional resonant; quasi-resonant; or gap-resonant converter. Each of these 
techniques was critically examined and its advantages and disadvantages exposed, 
whilst a large number of different topologies using the techniques were examined. The 
gap-resonant technique was singled out as the most favourable for further investigation. 
An analysis of the half-bridge gap-resonant converter revealed shortcomings including an 
inability to function correctly over the wide voltage and load ranges required of a typical 
off-line converter. An alternative solution was proposed, in which a pre-regulator was 
used to regulate the input voltage to the gap-resonant converter. This allowed fixed- 
frequency operation, current-mode control, and a low voltage supply to the main gap- 
resonant converter, with their inherent, commercially viable advantages. The mEdority of 
advantages offered by the gap-resonant converter to reduce reactive component size and 
switching loss in the transformer /rectifier/output filter stages was maintained by 
operating the gap-resonant converter at 1MHz. 
Following an investigation of high-frequency techniques, in which low-level logic, control 
and driver circuits were examined in detail, as well as magnetic Component, output filter 
and board layout design techniques, circuits and design methods were established. 
From these, the design of the buck-fed gap-resonant converter was made. The buck 
converter allowed a low level of input voltage to be used, so that large hold-up times 
could be achieved without the use of overlarge input filter capacitors, which otherwise 
would have dominated the volume of the converter. The control and low-level logic 
circuits were able to function correctly at the required frequencies, and circuits were 
developed to allow reliable and reproducible synchronisation between the buck converter, 
running at 200kHz, and the 1MHz gap-resonant converter. Two driver circuits were 
developed to drive the buck and half-bridge MOSFETs through isolation transformers. 
The half-bridge driver was of particular interest due to its source and sink 
characteristics which were geared towards the reliable driving of MOSFETs in a high- 
frequency environment while protecting the MOSFETs from high-frequency-related 
failure modes, and allowing lossless charging of the device to reduce converter losses. 
Magnetic component design took into account high-frequency effects which otherwise 
would have led to significant losses, and two transformer designs were investigated, a 
Litz wire-based design and a planar winding design. The Litz wire design was the 
larger of the two, whereas the planar transformer showed enormous potential 
advantages. Finally, output filter design revealed very small component sizes suitable 
for the high-frequencies used. 
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Test results show a level of efficiency which is highly competitive with existing 
commercial lower-frequency designs, while the converter size was significantly smaller, 
justifying the use of the higher switching frequencies. 
In conclusion, the converter development made provides an illustration of the practical 
limits of the gap-resonant technique when applied to off-line converter applications with 
a view to a commercially viable product. 
The use of a buck preregulator allows the maintenance of a relatively high efficiency by 
assuring gap-resonant operation over the complete input voltage range (including hold- 
u p), and allows the use of conductance control which is well-known for its stability in the 
production environment, in which the converter-to-converter variation of component 
values could otherwise bring about undesirable effects on the converter loop. EMC 
requirements are also easier to meet due to the fixed frequency of operation. However, it 
also, despite the relatively high (200kHz) frequency of operation, introduces the largest 
magnetic component in the converter, which is the RM12/i inductor required to ensure 
continuous conduction operation over the 10 to 100% load range. 
The choice of operating frequency for the half-bridge converter, at 1AMz, brings with it 
the advantages of low reactive component size, but it is noteworthy that the transformer 
is not optimised at this frequency in 3173 material. Indeed, a lower frequency of 
operation, around 300-4OOkHz, would allow a greater throughput power in the converter. 
However, emerging high-frequency ferrites such as 3F4 would allow a greater 
transformer efficiency or a reduction in size with little danger of other disadvantages. 
Nevertheless, the small output filter in this design clearly justifies the switching 
frequency, while lossless switching at medium to high loads ensure that the efficiency is 
not penalised by it. It is not felt that higher switching frequencies could bring significant 
advantages for the converter volume, operating range, cost, and efficiency; and in all 
these respects it is felt that the converter design presented represents a reasonable 
balance between the real commercial world and the continuing trend in the literature 
towards higher frequencies. 
8.2. Achievements 
The main achievements of the work described in this thesis are described below. 
A new system of classification of resonant-mode topologies which would enable 
new topologies to be easily understood, and their advantages and disadvantages 
to be easily recognised. This system, presented in a conference paper by the 
author (Weinberg 1989(b)), was well received and has been used by various 
companies world-wide with which the author has since had contact. 
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(ii) An extensive, critical look at the majority of topologies available in the literature 
and a discussion of their performances, enabling the half-bridge, gap-resonant 
converter to be chosen for the off-line 30OW application towards which the work 
was orientated; but allowing an informed choice to be made by others for other 
applications. This required a detailed understanding of the advantages and 
disadvantages of various topologies and circuits used to produce resonant power 
conversion; and this understanding, presented in this thesis, has not been 
published in this assembled format before. 
A complete analysis of the half-bridge gap-resonant converter allowing simple 
design tools to be established, and a prediction of the disadvantages of this 
converter for wide load and line range to be made. The analysis takes into 
account the transformer leakage inductance and its effect, not only on the 
resonant operation of the converter, but also on the output voltage regulation 
with load. This analysis has not been published before. 
GO The development of the concept of a pre-regulated converter to minimise the 
disadvantages of the resonant-mode converter, that is variable-frequency 
operation, difficult filtering characteristics, power consuming drive circuits, 
unreliable loop characteristics - which allows the converter to become more 
feasible for commercial applications. 
(V) The development of an extensive set of high-frequency techniques, an essential 
requirement for an engineer to reproduce this work or to design and build a 
different high-frequency converter. 
(vi) A novel 1MHz, isolated resonant MOSFET drive circuit saving half the total drive 
losses and providing almost ideally suitable driving impedances for high- 
frequency switching MOSFETs. This circuit represents an important contribution 
to resonant-mode power supplies, since MOSFET drive losses represent a high 
percentage of the total MOSFET loss at 1MHz (12% for the selected half-bridge 
MOSFET in this design). 
(vii) A detailed examination of high-frequency magnetic field effects such as skin and 
proximity effects, including a new, simplified method to obtain the current 
distribution in a conductor subject to proximity effect losses. This method is 
based on a simplification of the Dowell analysis. It allows the designer to easily 
obtain an estimation of the losses occurring in a given design. An extension of a 
previously published equation also leads to a simple expression for the ideal 
wire diameter required in a winding to counteract the proximity effect and hence 
obtain low winding loss at high frequencies. 
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(viii) The development of a method of design for high-frequency transformers allowing 
optimisation in the choice of the magnetic material and core size for a given 
frequency range and converter output power. This new method of design involves 
the generation of Bf (Flux-Frequency) curves which yield the optimum frequency 
of operation for a particular core material and power level. The most important 
new aspect of this design method is that eddy current losses in the core are 
taken into account in the Bf curves, showing significant influence at frequencies 
as low as 300kHz. 
OX) The presentation of methods to optimise winding losses in the transformers and 
inductors, leading to practical design examples at 1MHz, 30OW, including a 
transformer with a power density (throughput power divided by physical volume) 
of 994W/in 3. The presented winding optimisation takes into account proximity 
effect losses in the core winding, thus ensuring that an optimal balance between 
core and copper losses is obtained. 
The design of a practical, commercially realisable NOW, 1MHz off-line converter 
with mechanical dimensions of 24cm (L) x 8cm (W) x 5cm (H) and a power 
density of 5W/in3, including input filtering, and a measured efficiency at 
maximum load of 86% in worst-case line conditions. 
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8.3. Recommendations for Further work 
The author feels that the work presented in this thesis constitutes a sufficiently 
complete basis to allow a commercial resonant converter product to be developed either 
based on the NOW, 1MHz design presented here, or to develop a different design, using 
the trade-offs and high-frequency techniques given in this work. 
However, there are certain aspects of the work which could be improved on by 
investigation in an industrial environment. The result of such an investigation would 
vary according to in-house technology and traditions. The aspects are as follows: 
Use of planar transformers. The normal cost of classic wound components is very 
high, particularly since the majority of manufacturer's will buy from a specialist 
rather than have an in-house manufacturing section for such a specialised 
product. Nevertheless, the transformer forms the heart of any off-line power 
supply. The true advantage of the planar transformer for off-line applications 
does not lie in its low height or low loss, since the height of the converter is 
dictated by the input filter capacitors in any case, and the transformer losses are 
already very low in the presented Litz design. Rather the advantage it offers is 
in the small surface area occupied by the core, and the ability of the commercial 
company to manufacture such transformers themselves, since the only technology 
required for such devices is in fact PCB technology - the assembly of a series of 
layers of epoxy - coated copper turns and the soldering of interconnecting pins. 
However, the transformer must be developed in such a way that the assembly 
and interconnections are cheap and easy to perform, and that the surface area 
gained is not wasted in space for the interconnections. Thus further work is 
required in this area to realise the potential of the planar transformer. 
Additionally, planar-wound inductors for the low-value output filter is a clear 
possibility at high-frequencies. 
GO Reduction of low-level logic surface area. It is felt that the control logic took up 
considerable space in the current design, and that this should be reduced in a 
commercial, competitive design by using surface mount components and/or ASICs 
(Application Specific Integrated Circuits). Again, the gain achieved by making 
this kind of change in the design is small since the converter height is dominated 
by the filter capacitors, and therefore this type of technology change may only be 
justified if the converter hold-up time was reduced to allow less tall electrolytics 
to be used. An alternative would be to allow the buck input voltage to fall lower 
during hold-up, which would detrimentally effect the converter efficiency. Some 
simplification of the low-level design is also feasible, see below. 
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OR) EMC / RFI performance. Some EMC and RFI tests were made on an early 
prototype of the converter, in which the input filter was not optimised. These 
results are not included in the thesis because they are not relevant to the final 
design, and the equipment was not available to remake the tests of the 
completed converter. However, initial tests were positive - radiated emissions 
were well below BS 6527 Class B limits, and conducted noise was below VDE 
0871 Class A over the frequency range up to 3MHz, above which the converter 
was out of spec until 30MHz. These results are typical of a power converter 
before the common-mode filtering has been optimised, and it was felt that the 
reduction of the noise to within specifications would not be particularly difficult. 
However, investigations along these lines should obviously be made, before 
finalisation of the converter design. 
Finally, other configurations which would be interesting to investigate include: 
The multiple output version of the buck-fed half-bridge resonant converter, in 
particular with respect to its cross-regulation performance at high-frequencies; 
The use of a resonant mode buck pre-regulator to allow an improvement of the 
buck inductor size by raising the buck switching frequency (if operated at half the half- 
bridge frequency, the synchronisation circuitry may also be reduced in size, since the 
CD4047 is able to provide two clocks, one at IMHz and the other at 5OOkHz, for 
example); 
0 And finally the concept of allowing the 50Hz voltage ripple to be much larger on 
the input capacitor to improve the input power factor and the size of the input filtering 
whilst sacrificing the hold-up time capabilities of the converter, which merits 
investigation, since it is an option which is becoming increasingly interesting as demand 
for improved power factor characteristics in converters increases. 
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